A Continuous Time ΔΣ ADC with Clock Timing Calibration

被引：0

作者：

Tsai, Jen-Che ^{[1
]}

Chen, Jhy-Rong ^{[1
]}

Hsueh, Kang-Wei ^{[1
]}

Chen, Mu-Jung ^{[1
]}

机构：

[1] MediaTek Inc, Hsinchu, Taiwan

来源：

2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 3-order multi-bit continuous-time delta-sigma ADC with clock timing calibration circuit is presented. The clock timing calibration circuit is proposed to ensure the stability of the continuous-time delta-sigma ADC and relax the bandwidth requirement of the adder for excess loop delay compensation. The ADC has been designed and fabricated in a 0.13um CMOS process. The ADC achieves 75dB dynamic range and 69dB peak signal-to-noise ratio (SNR) at 1MHz signal bandwidth and 64MHz sampling rate while dissipating 2.2mW from 1.2V supply.

引用

页码：365 / 368

页数：4

共 50 条

[31] A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's
Jin, HW
Lee, EKF
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (07): : 603 - 613
[32] A Novel All-Digital Calibration Method for Timing Mismatch in Time-Interleaved ADC Based on Modulation Matrix
Liu, Sujuan
Zhao, Lin
Li, Shibo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (07) : 2955 - 2967
[33] Adaptive online calibration in time stretched ADC arrays
Han, Y
Rezaei, B
Roychowdhury, VP
Jalali, B
IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 1212 - 1216
[34] A Fully Digital Background Calibration of Timing Skew in Undersampling TI-ADC
Han Le Duc
Jabbour, Chadi
Desgreys, Patricia
Jamint, Olivier
Van Tam Nguyen
2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 53 - 56
[35] SHA-Less Pipelined ADC With In Situ Background Clock-Skew Calibration
Huang, Pingli
Hsien, Szukang
Lu, Victor
Wan, Peiyuan
Lee, Seung-Chul
Liu, Wenbo
Chen, Bo-Wei
Lee, Yung-Pin
Chen, Wen-Tsao
Yang, Tzu-Yi
Ma, Gin-Kou
Chiu, Yun
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (08) : 1893 - 1903
[36] A Continuous-time Input Pipeline ADC
Gubbins, David
Lee, Bumha
Hanumolu, Pavan Kumar
Moon, Un-Ku
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 169 - +
[37] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
Zhang Rui Yin Yongsheng Gao Minglun (Institute of Very Large Scale Integration
Journal of Electronics(China), 2012, (Z2) : 302 - 309
[38] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
Zhang Rui Yin Yongsheng Gao Minglun Institute of Very Large Scale Integration Hefei University of Technology Hefei China
Journal of Electronics(China), 2012, 29(Z2) (China) : 302 - 309
[39] Analysis of Flash ADC Loading on the Performance of a Continuous-Time Pipelined ADC
Kumar, Chaitanya
Manivannan, Saravana
Pavan, Shanthi
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2792 - 2796
[40] A Novel Autocorrelation Combined MM-CDR Time-Interleaved ADC Timing Calibration in 28 nm CMOS Technology
Gu, Youzhi
Feng, Xinjie
Chi, Runze
Wu, Jiangfeng
Chen, Yongzhen
ELECTRONICS, 2022, 11 (19)

← 1 2 3 4 5 →