Development of design rule checker for mask generation of semiconductor devices

被引：0

作者：

Gupta, I ^{[1
]}

Pandey, RK ^{[1
]}

机构：

[1] Solid State Phys Lab, Delhi 110054, India

来源：

PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II | 2000年 / 3975卷

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A CAD tool for generation of masks of integrated devices was developed using the language AutoLisp. The software AutoCAD that provides a built in Lisp interpreter was used to develop the software Layout Editor. It was essential to verify the output of the layout editor on the basis of the design rules of the foundry. This paper discusses a few salient features of the software developed for the same. It also produces a list out of the errors, which can then be modified before sending the final design to the foundry.

引用

页码：841 / 844

页数：4

共 50 条

[41] Design and development of antiviral face mask
Srikrishnan, M.R.
Sampath, Aruna
Asian Textile Journal, 2023, 32 (10-11): : 57 - 64
[42] SEMICONDUCTOR DEVICES FOR GENERATION AND AMPLIFICATION OF MICROWAVES .2.
HEYWANG, W
INTERNATIONALE ELEKTRONISCHE RUNDSCHAU, 1969, 23 (10): : 267 - &
[43] Thermodynamic design of energy models of semiconductor devices
Albinus, G
Gajewski, H
Hünlich, R
NONLINEARITY, 2002, 15 (02) : 367 - 383
[44] AUTOMATING THE DESIGN OF POWER SEMICONDUCTOR DEVICES.
Grigorenko, V.P.
Kuz'min, V.L.
Bazanov, O.V.
Soviet electrical engineering, 1984, 55 (07): : 53 - 58
[45] Publisher Correction: Metrology for the next generation of semiconductor devices
N. G. Orji
M. Badaroglu
B. M. Barnes
C. Beitia
B. D. Bunday
U. Celano
R. J. Kline
M. Neisser
Y. Obeng
A. E. Vladar
Nature Electronics, 2018, 1 : 662 - 662
[46] Template-Based Mesh Generation for Semiconductor Devices
Rudolf, Florian
Weinbub, Josef
Rupp, Karl
Morhammer, Andreas
Selberherr, Siegfried
2014 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2014, : 217 - 220
[47] Semiconductor devices for entangled photon pair generation: a review
Orieux, Adeline
Versteegh, Marijn A. M.
Jons, Klaus D.
Ducci, Sara
REPORTS ON PROGRESS IN PHYSICS, 2017, 80 (07)
[48] DESIGNING A COMPLEMENTARY DESIGN RULE CHECKER BASED ON A BINARY BALANCED QUAD LIST QUAD TREE
HSIAO, PY
YAN, JT
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (04): : 311 - 322
[49] Design of the capacitor type semiconductor timing devices
MARKUSHEVICH NS
1971, (02): : 58 - 61
[50] Deep learning for semiconductor materials and devices design
Jeong, Changwook
Myung, Sanghoon
Choi, Byungseon
Kim, Jinwoo
Jang, Wonik
Huh, In
Choe, Jae Myung
Kim, Young-Gu
Kim, Dae Sin
2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,

← 1 2 3 4 5 →