Development of design rule checker for mask generation of semiconductor devices

被引:0
|
作者
Gupta, I [1 ]
Pandey, RK [1 ]
机构
[1] Solid State Phys Lab, Delhi 110054, India
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A CAD tool for generation of masks of integrated devices was developed using the language AutoLisp. The software AutoCAD that provides a built in Lisp interpreter was used to develop the software Layout Editor. It was essential to verify the output of the layout editor on the basis of the design rules of the foundry. This paper discusses a few salient features of the software developed for the same. It also produces a list out of the errors, which can then be modified before sending the final design to the foundry.
引用
收藏
页码:841 / 844
页数:4
相关论文
共 50 条
  • [31] Design and implementation of an efficient and parallel bad block checker for parallelism of storage devices
    Han, Jaehyun
    Zhu, Guangyu
    Lee, Eunseo
    Son, Yongseok
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2023, 26 (05): : 2615 - 2627
  • [32] A Development Summarization of the Power Semiconductor Devices
    Duan, Baoxing
    Yang, Yintang
    IETE TECHNICAL REVIEW, 2011, 28 (06) : 503 - 510
  • [33] Development of various semiconductor quantum devices
    Katsuyama, Tsukuru
    SEI Technical Review, 2012, (74): : 24 - 31
  • [34] Development of electrode materials for semiconductor devices
    Murakami, M
    Koide, Y
    Moriyama, M
    Tsukimoto, S
    PRICM 5: THE FIFTH PACIFIC RIM INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS AND PROCESSING, PTS 1-5, 2005, 475-479 : 1705 - 1714
  • [35] Research and development in semiconductor devices in India
    Kumar, V.
    Mehta, S.K.
    Sehgal, B.K.
    Singh, R.
    2003, Inst. of Electronics and Telecommunication Engineers (20):
  • [36] Power semiconductor devices - Continuous development
    Stojadinovic, N
    Spirito, P
    MICROELECTRONICS JOURNAL, 1996, 27 (2-3) : 105 - 107
  • [37] Research and development in semiconductor devices in India
    Kumar, V
    Mehta, SK
    Sehgal, BK
    Singh, R
    IETE TECHNICAL REVIEW, 2003, 20 (02): : 111 - 117
  • [38] Development of ALD Precursors for Semiconductor Devices
    Wada, Senji
    Abe, Tetsuji
    Sakurai, Atsushi
    Higashino, Takashi
    Fujimoto, Ryusaku
    Shimizu, Masako
    ATOMIC LAYER DEPOSITION APPLICATIONS 4, 2008, 16 (04): : 103 - 111
  • [39] Next Generation Lithography mask development at the NGL mask center of competency
    Lercel, M
    Brooks, C
    Racette, K
    Magg, C
    Lawliss, M
    Caldwell, N
    Jeffer, R
    Collins, K
    Barrett, M
    Nash, S
    Trybendis, M
    Bouchard, L
    19TH ANNUAL SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 1999, 3873 : 804 - 813
  • [40] Automated generation of mask and process flow for surface micromachined devices
    State Key Laboratory for Manufacturing Systems Engineering, Xi'an Jiaotong University, Xi'an 710049, China
    不详
    Hsi An Chiao Tung Ta Hsueh, 2007, 9 (1031-1035):