共 50 条
- [42] Design of Tunable Negative Group Delay Circuit for Communication Systems PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 59 - 61
- [43] Investigation of delay compensation circuit techniques to reduce timing walk IEEE Nucl Sci Symp Med Imaging Conf, (412-416):
- [44] Tunable delay element for low power VLSI circuit design TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1881 - +
- [45] Direct Learning Predistorter with A New Loop Delay Compensation Algorithm 2012 IEEE 75TH VEHICULAR TECHNOLOGY CONFERENCE (VTC SPRING), 2012,
- [47] Delay-locked loop and it's applications Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2005, 25 (01): : 81 - 88
- [49] Design of Two-point Modulation Phase-locked Loop for Polar Transmitter Huanan Ligong Daxue Xuebao/Journal of South China University of Technology (Natural Science), 2019, 47 (02): : 9 - 15
- [50] Dynamic thermal clock skew compensation using tunable delay buffers ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 162 - 167