Design of Two-point Modulation Phase-locked Loop for Polar Transmitter

被引：0
|
作者：
Liang Z. [1 ,2 ]
Li B. [1 ]
Huang M. [1 ]
Xu K. [2 ]
Ye H. [2 ]
机构：
[1] School of Electronic and Information Engineering, South China University of Technology, Guangzhou, 510640, Guangdong
[2] Rising Micro Electronics Co., Ltd., Guangzhou, 510006, Guangdong
来源：
Huanan Ligong Daxue Xuebao/Journal of South China University of Technology (Natural Science) | 2019年 / 47卷 / 02期
基金：
中国国家自然科学基金;
关键词：
Bluetooth transmitter; Phase-locked loop; Polar modultion; Two-point modulatioin; Voltage controlled oscillator;
D O I：
10.12141/j.issn.1000-565X.180218
中图分类号：
学科分类号：
摘要：
Two-point modulation phase-locked loop (PLL) for Bluetooth polar transmitter was studied and designed by using 0.11μm 1P6M CMOS process. In order to correct the loop gain of two phase modulation paths in the PLL and reduce the frequency shift keying error of using the phase-locked loop, a new gain correction method was proposed. And a new phase-locked loop circuit of two-point modulation based on gain calibration was proposed to reduce phase noise of PLL and accelerate the locking time of phase-locked loop. Chip measured results show that when voltage controlled oscillator oscillates at 4.8GHz, the phase noises at 10kHz, 1MHz, 3MHz offsets are -83dBc/Hz, -108dBc/Hz and -114dBc/Hz, respectively. When using the polar transmitter of phase-locked loop to transmit the 0dBm signal, the FSK error is 2.97%, and the phase-locked loop occupies 0.32mm2. The overall performance meets the requirements of Bluetooth RF chip test specification. © 2019, Editorial Department, Journal of South China University of Technology. All right reserved.
引用
收藏
页码：9 / 15
页数：6
相关论文
共 18 条
  • [1] Sai A., Okuni H., Ta T.T., Et al., A 5.5mW ADPLL-based receiver with a hybrid loop interference rejection for BLE application in 65nm CMOS, IEEE Journal of Solid-State Circuits, 51, 12, pp. 3125-3136, (2016)
  • [2] Xie R., Qi D.-Y., Dong M., Et al., Bluetooth-based load-balancing converge cast protocol for wireless sensor networks, Journal of South China University of Technology(Natural Science Edition), 37, 1, pp. 124-129, (2009)
  • [3] Tan C.G., Song F., Zheng R., Et al., An ultra-low-cost high-performance bluetooth SoC in 0.11-μm CMOS, IEEE Journal of Solid-State Circuits, 47, 11, pp. 2665-2677, (2012)
  • [4] Huang M., Chen D., Masenten W.K., Et al., A power-area-efficient, 3-band, 2-RX MIMO, TD-LTE receiver with direct-coupled ADC, International Journal of Circuit Theory & Applications, 43, 6, pp. 806-821, (2015)
  • [5] Liang Z., Li B., Huang M., Et al., A low cost BLE transceiver with RX matching network reusing PA load inductor for WSNs applications, Sensors, 17, 4, pp. 895-916, (2017)
  • [6] Peng X., Yin J., Mak P.I., Et al., A 2.4-GHz zigbee transmitter using a function-reuse class-F DCO-PA and an ADPLL achieving 22.6%(14.5%) system efficiency at 6-dBm (0-dBm) pout, IEEE Journal of Solid-State Circuits, 52, 6, pp. 1495-1508, (2017)
  • [7] Kuo F.W., Ferreira S.B., Babaie M., Et al., A bluetooth low-energy(BLE) transceiver with TX/RX swit-chable on-chip matching network, 2.75mW high-IF discrete-time receiver, and 3.6mW all-digital transmitter, Proceedings of 2016 IEEE Symposium on VlSI Circuits, pp. 1-2, (2016)
  • [8] Prummel J., Papamichail M., Willms J., Et al., A 10mW bluetooth low-energy transceiver with on-chip matching, IEEE Journal of Solid-State Circuits, 50, 12, pp. 3077-3088, (2015)
  • [9] Liu Y.H., Bachmann C., Wang X., Et al., 13.2A 3.7mW-RX 4.4mW-TX fully integrated bluetooth low-energy/IEEE802.15.4/proprietary SoC with an ADPLL based fast frequency offset compensation in 40nm CMOS, Proceedings of Solid-State Circuits Conference, pp. 1-3, (2015)
  • [10] Sano T., Mizokami M., Matsui H., Et al., 13.4A 6.3mW BLE transceiver embedded RX image-rejection filter and TX harmonic-suppression filter reusing on-chip matching network, Proceedings of 2015 IEEE International Solid-State Circuits Conference, pp. 1-3, (2015)
12