Delay-locked loop and it's applications

被引：0
|
作者：
Lu, Ping [1 ]
Zheng, Zengyu [1 ]
Ren, Junyan [1 ]
机构：
[1] ASIC and Syst. Lab., Fudan Univ., Shanghai 200433, China
来源：
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2005年 / 25卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
4
引用
收藏
页码：81 / 88
相关论文
共 50 条
  • [1] Resynchronising delay-locked loop
    DLR Oberpfaffenhofen, Wessling, Germany
    Electron Lett, 13 (1172-1173):
  • [2] Resynchronising delay-locked loop
    Wilde, A
    ELECTRONICS LETTERS, 1996, 32 (13) : 1172 - 1173
  • [3] The Generalized Delay-Locked Loop
    Wilde A.
    Wireless Personal Communications, 1998, 8 (2) : 113 - 130
  • [4] A fractional delay-locked loop for on chip clock generation applications
    Torkzadeh, P.
    Tajalli, A.
    Atarodi, M.
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1300 - 1303
  • [5] DYNAMICS AND STABILITY OF A DELAY-LOCKED LOOP
    ESTES, LE
    ONEILL, EL
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1976, 21 (04) : 564 - 567
  • [6] A semidigital dual delay-locked loop
    Sidiropoulos, S
    Horowitz, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1683 - 1692
  • [7] REDUCED COMPLEXITY DELAY-LOCKED LOOP
    WILDE, A
    ELECTRONICS LETTERS, 1995, 31 (23) : 1979 - 1980
  • [8] Design techniques of delay-locked loop for jitter minimization in DRAM applications
    Chung, IY
    Sohn, Y
    Park, W
    Kim, C
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 753 - 759
  • [9] Fractional-N multiplying delay-locked loop with delay-locked loop-based injection clock generation
    Jee, D. -W.
    ELECTRONICS LETTERS, 2016, 52 (09) : 694 - U86
  • [10] A Multiphase Delay-Locked Loop with Interleaving Calibration
    Chen, Pao-Lung
    Wang, Tzu-Siang
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 236 - +
12345