Liquid Helium Temperature Operation of Graded-Channel SOI nMOSFETs

被引:0
|
作者
de Souza, M. [1 ]
Kilchytska, V. [2 ]
Flandre, D. [2 ]
Pavanello, M. A. [1 ]
机构
[1] Ctr Univ FEI, Dept Elect Engn, Av Humberto de A Castelo Branco 3972, BR-09850901 Sao Bernardo Do Campo, Brazil
[2] UCLouvain, ICTEAM Inst, Elect Engn Dept ELEN, B-1348 Louvain IaNeuve, Belgium
基金
巴西圣保罗研究基金会;
关键词
ANALOG APPLICATIONS; PERFORMANCE; MOSFETS; MICROPOWER; CMOS;
D O I
10.1149/04901.0135ecst
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
This work reports, for the first time, the operation of Graded-Channel SOI nMOSFETs at liquid helium temperature. As expected, for all measured devices it has been observed that at 4.2K the transconductance increases with respect to room temperature as a consequence of the mobility rise. On the opposite hand, all the studied devices demonstrated a degradation of the output conductance with temperature reduction. However, this degradation is attenuated below 90K. As a consequence, an increase of the Early voltage and of the intrinsic voltage gain were obtained, in contrast to the data reported in the literature, for devices operating down to 100K. It is demonstrated that GC SOI presented larger Early voltage increase at 4.2K than at room temperature. The rise of the voltage gain promoted by GC architecture has shown to be constant with temperature down to 4.2K.
引用
收藏
页码:135 / 144
页数:10
相关论文
共 50 条
  • [1] Improved operation of graded-channel SOI nMOSFETs down to liquid helium temperature
    Pavanello, Marcelo Antonio
    de Souza, Michelly
    Ribeiro, Thales Augusto
    Martino, Joao Antonio
    Flandre, Denis
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (11)
  • [2] Low temperature operation of graded-channel SOI nMOSFETs for analog applications
    Pavanello, MA
    Der Agopian, PG
    Martino, JA
    Flandre, D
    JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 23 - 26
  • [3] Low-Frequency Noise of Submicron Graded-Channel SOI nMOSFETs at High Temperature
    Molto, A. R.
    Doria, R. T.
    de Souza, M.
    Flandre, D.
    Pavanello, M. A.
    2016 31ST SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2016,
  • [4] The low-frequency noise behaviour of graded-channel SOI nMOSFETs
    Simoen, E.
    Claeys, C.
    Chung, T. M.
    Flandre, D.
    Pavanello, M. A.
    Martino, J. A.
    Raskin, J. -P.
    SOLID-STATE ELECTRONICS, 2007, 51 (02) : 260 - 267
  • [5] Gain improvement in operational transconductance amplifiers using Graded-Channel SOI nMOSFETS
    Gimenez, SP
    Pavanello, MA
    Martino, JA
    Flandre, D
    MICROELECTRONICS JOURNAL, 2006, 37 (01) : 31 - 37
  • [6] Asymmetric Self-Cascode versus Graded-Channel SOI nMOSFETs for Analog Applications
    Assalti, R.
    Pavanello, M. A.
    Flandre, D.
    de Souza, M.
    2015 30TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2015,
  • [7] Evaluation of graded-channel SOI MOSFET operation at high temperatures
    Galeti, Milene
    Antonio Pavanello, Marcelo
    Antonio Martino, Joao
    MICROELECTRONICS JOURNAL, 2006, 37 (07) : 601 - 607
  • [8] Design of operational transconductance amplifiers with improved gain by using graded-channel SOI nMOSFETs
    Gimenez, SP
    Pavanello, MA
    Martino, JA
    Adriaensen, S
    Flandre, D
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 26 - 31
  • [9] Advantages of graded-channel SOI nMOSFETs for application as source-follower analog buffer
    de Souza, Michelly
    Flandre, Denis
    Pavanello, Marcelo Antonio
    SOLID-STATE ELECTRONICS, 2008, 52 (12) : 1933 - 1938
  • [10] Comparative Analysis of Transcapacitances in Asymmetric Self-Cascode and Graded-Channel SOI nMOSFETs
    Alves, Camila Restani
    D'Oliveira, Ligia Martins
    de Souza, Michelly
    2022 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC), 2022,