Fast time-domain symbolic simulation for synthesis of sigma-delta analog-digital converters

被引：0

作者：

Zhang, H ^{[1
]}

Doboli, A ^{[1
]}

机构：

[1] SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a fast time-domain simulation method for automated synthesis of Sigma-Delta ADC. At the system-level, the method uses a symbolic description of the ADC netlist. Building blocks in the netlist are macromodels, which include circuit non-idealities and nonlinear behavior. As compared to existing simulation methods for Sigma-Delta ADC, this technique is fully automated and uses more complex circuit macromodels.

引用

页码：125 / 128

页数：4

共 50 条

[21] RESOLUTION ENHANCEMENT AND DITHER OF SIGMA-DELTA MODULATOR DIGITAL-TO-ANALOG CONVERTERS
MAGRATH, AJ
SANDLER, MB
ELECTRONICS LETTERS, 1995, 31 (18) : 1540 - 1542
[22] Flux quantum sigma-delta analog-to-digital converters for rf signals
Miller, DL
Przybysz, JX
Worsham, AH
Dean, EJ
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 4026 - 4029
[23] A comparison design of comb decimators for sigma-delta analog-to-digital converters
Gao, YH
Jia, LH
Isoaho, J
Tenhunen, H
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 22 (01) : 51 - 60
[24] A BIT-SLICE ARCHITECTURE FOR SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS
FRIEDMAN, V
BRINTHAUPT, DM
CHEN, DP
DEPPA, T
ELWARD, JP
FIELDS, EM
MELEIS, H
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1988, 6 (03) : 520 - 526
[25] A Comparison Design of Comb Decimators for Sigma-Delta Analog-to-Digital Converters
Yonghong Gao
Lihong Jia
Jouni Isoaho
Hannu Tenhunen
Analog Integrated Circuits and Signal Processing, 2000, 22 : 51 - 60
[26] VCO-Based Wideband Continuous-Time Sigma-Delta Analog-to-Digital Converters
Perrott, Michael H.
ANALOG CIRCUIT DESIGN: ROBUST DESIGN, SIGMA DELTA CONVERTERS, RFID, 2011, : 177 - 201
[27] A power optimized decimator architecture for cascaded Sigma-Delta analog-to-digital converters
Becker, M
Heiber, K
Ortmanns, M
Manoli, Y
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 798 - 801
[28] Time-domain behavioral simulation of SC sigma-delta modulators considering non-idealities
Prelog, D
Stergar, J
Horvat, B
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2005, 35 (02): : 77 - 84
[29] Time-Interleaving Sigma-Delta Modulator-Based Digital-to-Analog Converter With Time Multiplexing in the Analog Domain
Colodro, F.
Martinez-Heredia, J. M.
Mora, J. L.
Ramirez-Angulo, J.
Torralba, A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (02) : 441 - 445
[30] SIGMA-DELTA IF A-D CONVERTERS FOR DIGITAL RADIOS
THURSTON, AM
GEC JOURNAL OF RESEARCH, 1995, 12 (02): : 76 - 85

← 1 2 3 4 5 →