共 50 条
- [2] A compensation technique for sigma-delta analog-to-digital converters [J]. IMTC/97 - IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE: SENSING, PROCESSING, NETWORKING, PROCEEDINGS VOLS 1 AND 2, 1997, : 1309 - 1312
- [5] Systematic design of sigma-delta analog-to-digital converters [J]. Analog Circuit Design: Sensor and Actuator Interface Electronics, Integrated High-Voltage Electronics and Power Management, Low-Power and High-Resolution ADC's, 2004, : 293 - 326
- [6] Modeling and characterization of sigma-delta analog-to-digital converters [J]. WHERE INSTRUMENTATION IS GOING - CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 96 - 100
- [7] A power optimized decimator architecture for cascaded Sigma-Delta analog-to-digital converters [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 798 - 801
- [8] Differentially randomized quantization in sigma-delta analog-to-digital converters [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1057 - 1060