Fast time-domain symbolic simulation for synthesis of sigma-delta analog-digital converters

被引：0

作者：

Zhang, H ^{[1
]}

Doboli, A ^{[1
]}

机构：

[1] SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a fast time-domain simulation method for automated synthesis of Sigma-Delta ADC. At the system-level, the method uses a symbolic description of the ADC netlist. Building blocks in the netlist are macromodels, which include circuit non-idealities and nonlinear behavior. As compared to existing simulation methods for Sigma-Delta ADC, this technique is fully automated and uses more complex circuit macromodels.

引用

页码：125 / 128

页数：4

共 50 条

[31] SYNTHESIS OF FEEDFORWARD NEURAL ANALOG-DIGITAL CONVERTERS
MARTINELLI, G
PERFETTI, R
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (05): : 567 - 574
[32] BANDPASS SIGMA-DELTA ANALOG-TO-DIGITAL CONVERSION
JANTZI, S
SCHREIER, R
SNELGROVE, M
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (11): : 1406 - 1409
[33] Design and implementation of sigma-delta digital to analog converter
Sonika
Neema, D. D.
Patel, R. N.
SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2018, 43 (06):
[34] Implementation of Sigma-Delta Analog to Digital Converter in FPGA
Mihalov, Jozef
Stopjakova, Viera
2011 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2011,
[35] VHDL Implementation of Sigma-Delta Analog to Digital Converter
Chavan, R. N.
Chougule, D. G.
INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-10), 2010, 1324 : 381 - +
[36] Interpolator in a Sigma-Delta Digital-to-Analog Converter
Puidokas, V.
Marcinkevicius, A. J.
ELEKTRONIKA IR ELEKTROTECHNIKA, 2009, (02) : 99 - 102
[37] On Design of Efficient Comb Decimator with Improved Response for Sigma-Delta Analog-to-Digital Converters
Liu, Quan
Gao, Jun
PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3912 - 3916
[38] A Reduced Delay Method for Improving the Performance of Sigma-Delta Analog-to-Digital Converters (ADC)
Louis Luh
John Choma
Jeffrey Draper
Analog Integrated Circuits and Signal Processing, 2002, 30 : 207 - 215
[39] A reduced delay method for improving the performance of sigma-delta analog-to-digital converters (ADC)
Luh, L
Choma, J
Draper, J
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 30 (03) : 207 - 215
[40] Implementation of a loss-optimized Decimator for cascaded Sigma-Delta Analog-to-Digital Converters
Becker, M.
Lotze, N.
Becker, J.
Ortmanns, M.
Manoli, Y.
ADVANCES IN RADIO SCIENCE, 2005, 3 : 389 - 393

← 1 2 3 4 5 →