Architecture Design of Low-power and Low-cost CAVLC Decoder for H.264/AVC

被引:3
|
作者
Huang, Han-Jung [1 ]
Fan, Chih-Peng [2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, 1001 Ta Hsueh Rd, Hsinchu 300, Taiwan
[2] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 402, Taiwan
来源
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4 | 2008年
关键词
D O I
10.1109/APCCAS.2008.4746275
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The context-based adaptive variable length coding (CAVLC) is a new and efficient entropy coding tool for the H.264/AVC. Although the CAVLC provides the excellent compression ratio, the computational complexity of the CAVLC decoder (CAVLD) is higher than that of the traditional variable length decoder. In this paper, we propose a low-power and low-cost architecture of the CAVLC decoder for the H.264/AVC baseline profile. The research derives the optimum power model for the variable length look-up table (LUT) of the CAVLC decoder, and then we divide the decoding phase of the LUT into two decoding layers. We also merge the common code words to reduce the hardware cost among the different LUTs in the second decoding layer. Moreover, the design is based on the 0.18-mu m TSMC CMOS technology. The experimental results show that the proposed decoder operates at the 125 MHz clock frequency with the hardware cost of 4412 gates. Furthermore, the proposed design can reduce the power consumption about 44% to 48% more than the previous low-power CAVLD schemes do.
引用
收藏
页码:1336 / +
页数:2
相关论文
共 50 条
  • [21] A Low-Cost and High Efficiency Entropy Encoder Architecture for H.264/AVC
    Thiele, Cristiano C.
    Vizzotto, Bruno B.
    Martins, Andre L. M.
    da Rosa, Vagner S.
    Bampi, Sergio
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 117 - 122
  • [22] Low cost SoC design of H.264/AVC decoder for handheld video player
    Wisayataksin, Sumek
    Li, Dongju
    Isshiki, Tsuyoshi
    Kunieda, Hiroaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (04) : 1197 - 1205
  • [23] A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding
    Chang, HC
    Lin, CC
    Guo, JI
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6110 - 6113
  • [24] IMPLEMENTATION OF AREA EFFICIENT H.264/AVC CAVLC DECODER
    Choi, Byung-Sik
    Lee, Jong-Yeol
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 135 - 138
  • [25] Low Complexity and High Throughput VLSI Architecture for AVC/H.264 CAVLC Decoding
    Lee, Gwo Giun
    Lo, Chia-Cheng
    Chen, Yuan-Ching
    Lei, Sheau-Fang
    Lin, He-Yuan
    Wang, Ming-Jiun
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1229 - 1232
  • [26] High performance architecture design of CAVLC encoder in H.264/AVC
    Hu Hongqi
    Sun Jingnan
    Xu Jiadong
    CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 613 - +
  • [27] Low-Power Bitstream-Residual Decoder for H.264/AVC Baseline Profile Decoding
    Xu, Ke
    Choy, Chiu-Sing
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2009, (01)
  • [28] Architecture design of low power integer motion estimation for H.264/AVC
    Chen, Tung-Chien
    Chen, Yu-Han
    Tsai, Sung-Fang
    Chen, Liang-Gee
    2006 IEEE International Conference on Acoustics, Speech and Signal Processing, Vols 1-13, 2006, : 3351 - 3354
  • [29] Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC
    CHEN YunBi 1
    2 Staff room of Electronic and Technology
    Science China(Information Sciences), 2012, 55 (10) : 2234 - 2242
  • [30] Architecture design of low-power motion estimation based on DHS-NPDS for H.264/AVC
    YunBi Chen
    ZhengDong Li
    Li Guo
    JinSheng Xie
    Long Zhao
    Science China Information Sciences, 2012, 55 : 2234 - 2242