Architecture Design of Low-power and Low-cost CAVLC Decoder for H.264/AVC

被引:3
|
作者
Huang, Han-Jung [1 ]
Fan, Chih-Peng [2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, 1001 Ta Hsueh Rd, Hsinchu 300, Taiwan
[2] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 402, Taiwan
关键词
D O I
10.1109/APCCAS.2008.4746275
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The context-based adaptive variable length coding (CAVLC) is a new and efficient entropy coding tool for the H.264/AVC. Although the CAVLC provides the excellent compression ratio, the computational complexity of the CAVLC decoder (CAVLD) is higher than that of the traditional variable length decoder. In this paper, we propose a low-power and low-cost architecture of the CAVLC decoder for the H.264/AVC baseline profile. The research derives the optimum power model for the variable length look-up table (LUT) of the CAVLC decoder, and then we divide the decoding phase of the LUT into two decoding layers. We also merge the common code words to reduce the hardware cost among the different LUTs in the second decoding layer. Moreover, the design is based on the 0.18-mu m TSMC CMOS technology. The experimental results show that the proposed decoder operates at the 125 MHz clock frequency with the hardware cost of 4412 gates. Furthermore, the proposed design can reduce the power consumption about 44% to 48% more than the previous low-power CAVLD schemes do.
引用
收藏
页码:1336 / +
页数:2
相关论文
共 50 条
  • [1] A Design of High-Performance Pipelined Architecture for H.264/AVC CAVLC Decoder and Low-Power Implementation
    Lee, Byung-Yup
    Ryoo, Kwang-Ki
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (04) : 2781 - 2789
  • [2] A low power multisymbol CAVLC decoder for H.264/AVC
    Meng, N.
    Zhang, Q. H.
    [J]. IMAGING SCIENCE JOURNAL, 2011, 59 (06): : 342 - 347
  • [3] A low-power H.264/AVC decoder
    Lin, TA
    Liu, TM
    Lee, CY
    [J]. 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 283 - 286
  • [4] A Novel Low-Cost High-Throughput CAVLC Decoder for H.264/AVC
    Wang, Kyu-Yeul
    Kim, Byung-Soo
    Lee, Sang-Seol
    Kim, Dong-Sun
    Chung, Duck-Jin
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (04): : 895 - 904
  • [5] Low power design of H.264 CAVLC decoder
    Lin, Heng-Yao
    Lu, Ying-Hong
    Liu, Bin-Da
    Yang, Jar-Ferr
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2689 - +
  • [6] Low-power and low-complexity architecture for H.264/AVC video decoder
    Chen, Li-Hsun
    Chen, Oscal T. -C.
    [J]. 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1027 - 1030
  • [7] High-throughput low-cost VLSI architecture for AVC/H.264 CAVLC decoding
    Lee, G. G.
    Lo, C. -C.
    Chen, Y. -C.
    Lin, H. -Y.
    Wang, M. -J.
    [J]. IET IMAGE PROCESSING, 2010, 4 (02) : 81 - 91
  • [8] Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder
    da Silva, Thaisa Leal
    Vortmann, Joao Alberto
    Agostini, Luciano Volcan
    Susin, Altamiro Amadeu
    Bampi, Sergio
    [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 280 - +
  • [9] Design of high-speed CAVLC decoder architecture for H.264/AVC
    Oh, Myungseok
    Lee, Wonjae
    Jung, Yunho
    Kim, Jaeseok
    [J]. ETRI JOURNAL, 2008, 30 (01) : 167 - 169
  • [10] Low-power H.264/AVC Baseline Decoder for Portable Applications
    Xu, Ke
    Choy, Chiu Sing
    [J]. ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 256 - 261