An IA-32 Processor with a Wide Voltage Operating Range in 32nm CMOS

被引：0

作者：

Ruhl, Gregory ^{[1
]}

Dighe, Saurabh ^{[1
]}

Jain, Shailendra ^{[1
]}

Khare, Surhud ^{[1
]}

Yada, Satish ^{[1
]}

Ambili, V ^{[1
]}

Salihundam, Praveen ^{[1
]}

Ramani, Shiva ^{[1
]}

Muthukumar, Sriram ^{[1
]}

Srinivasan, M. ^{[1
]}

Kumar, Arun ^{[1
]}

Kumar, Shasi ^{[1
]}

Ramanarayanan, Rajaraman ^{[1
]}

Erraguntla, Vasantha ^{[1
]}

Howard, Jason ^{[1
]}

Vangal, Sriram ^{[1
]}

Aseron, Paolo ^{[1
]}

Wilson, Howard ^{[1
]}

Borkar, Nitin ^{[1
]}

机构：

[1] Intel Labs, Microprocessor & Programming Res, Berkeley, CA USA

来源：

2012 IEEE HOT CHIPS 24 SYMPOSIUM (HCS) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页数：37

共 50 条

[1] IA-32 PROCESSOR WITH A WIDE-VOLTAGE-OPERATING RANGE IN 32-NM CMOS
Ruhl, Gregory
Dighe, Saurabh
Jain, Shailendra
Khare, Surhud
Vangal, Sriram R.
[J]. IEEE MICRO, 2013, 33 (02) : 28 - 36
[2] A Wide Temperature Range Voltage Bandgap Reference Generator in 32nm CMOS Technology
Singh, Anjani Kumar
Pal, Pratosh Kumar
Pattanaik, Manisha
[J]. 2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), 2015, : 688 - 691
[3] A Solar-Powered 280mV-to-1.2V Wide-Operating-Range IA-32 Processor
Vangal, Sriram R.
Jain, Shailendra
De, Vivek
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
[4] Implementing the Dependable Operating System Architecture on the IA-32 Architecture
Oikawa, Shuichi
[J]. FIRST INTERNATIONAL WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE DEPENDABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, 2009, : 101 - 105
[5] A 0.18-μm CMOS IA-32 processor with a 4-GHz integer execution unit
Hinton, G
Upton, M
Sager, DJ
Boggs, D
Carmean, DM
Roussel, P
Chappell, TI
Fletcher, TD
Milshtein, MS
Sprague, M
Samaan, S
Murray, R
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) : 1617 - 1627
[6] 45nm/32nm CMOS - Challenge and perspective
Ishimaru, Kazunari
[J]. ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 32 - 35
[7] 45nm/32nm CMOS - Challenge and perspective -
Ishimaru, Kazunari
[J]. ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 32 - +
[8] CMOS Scaling Beyond 32nm: Challenges and Opportunities
Kuhn, Kelin J.
[J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 310 - +
[9] Process challenges in CMOS FEOL for 32nm node
Wang, Guohua
Wu, Hanming
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1126 - 1129
[10] Stress Engineering for 32nm CMOS Technology Node
Wu, Jeff
Wang, Xin
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 113 - 116

← 1 2 3 4 5 →