Implementing the Dependable Operating System Architecture on the IA-32 Architecture

被引:0
|
作者
Oikawa, Shuichi [1 ]
机构
[1] Univ Tsukuba, Dept Comp Sci, Tsukuba, Ibaraki 305, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the design and implementation of the dependable operating system architecture on the IA-32 architecture. The dependable operating system architecture is composed of Linux and the system monitoring and control system (SMCS), and SMCS executes the monitoring and control services to watch the status of Linux and automatically rejuvenates it when necessary and appropriate in order to improve the dependability of the system. The implementation on IA-32 is designed for the purpose of easier trial and evaluation. It takes advantage of Linux on IA-32, which provides more features. The design enables the dependable operating system architecture to be installed with a very small amount of effort on systems with a variety of Linux distributions.
引用
收藏
页码:101 / 105
页数:5
相关论文
共 50 条
  • [1] Specification of intel IA-32 using an architecture description language
    Bastian, J
    Onder, S
    [J]. ARCHITECTURE DESCRIPTION LANGUAGES, 2004, 176 : 151 - 166
  • [2] An IA-32 Processor with a Wide Voltage Operating Range in 32nm CMOS
    Ruhl, Gregory
    Dighe, Saurabh
    Jain, Shailendra
    Khare, Surhud
    Yada, Satish
    Ambili, V
    Salihundam, Praveen
    Ramani, Shiva
    Muthukumar, Sriram
    Srinivasan, M.
    Kumar, Arun
    Kumar, Shasi
    Ramanarayanan, Rajaraman
    Erraguntla, Vasantha
    Howard, Jason
    Vangal, Sriram
    Aseron, Paolo
    Wilson, Howard
    Borkar, Nitin
    [J]. 2012 IEEE HOT CHIPS 24 SYMPOSIUM (HCS), 2012,
  • [3] IA-32 PROCESSOR WITH A WIDE-VOLTAGE-OPERATING RANGE IN 32-NM CMOS
    Ruhl, Gregory
    Dighe, Saurabh
    Jain, Shailendra
    Khare, Surhud
    Vangal, Sriram R.
    [J]. IEEE MICRO, 2013, 33 (02) : 28 - 36
  • [4] Rapid Instruction Decoding for IA-32
    Klimiankou, Yauhen
    [J]. PERSPECTIVES OF SYSTEM INFORMATICS (PSI 2019), 2019, 11964 : 1 - 9
  • [5] An Architecture for a Dependable Distributed Sensor System
    Zug, Sebastian
    Dietrich, Andre
    Kaiser, Joerg
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2011, 60 (02) : 408 - 419
  • [6] NTrace: Function Boundary Tracing for Windows on IA-32
    Passing, Johannes
    Schmidt, Alexander
    von Loewis, Martin
    Polze, Andreas
    [J]. 16TH WORKING CONFERENCE ON REVERSE ENGINEERING (WCRE 2009), 2009, : 43 - 52
  • [7] Prefetching Strategy for Address Translation in IA-32 Emulation
    Jiang, Liehui
    Chen, Haifeng
    Lu, Jianping
    Zhao, Yuchun
    [J]. PRACTICAL APPLICATIONS OF INTELLIGENT SYSTEMS, 2011, 124 : 703 - 708
  • [8] IA-32 execution layer:: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems
    Baraz, L
    Devor, T
    Etzion, O
    Goldenberg, S
    Skaletsky, A
    Wang, Y
    Zemach, Y
    [J]. 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 2003, : 191 - 201
  • [9] Porting operating system Firefox OS for the MIPS32 architecture
    Milan, Jelisavcic
    Nikola, Veljkovic
    Lazar, Trsic
    Dusan, Majstorovic
    [J]. 2015 23RD TELECOMMUNICATIONS FORUM TELFOR (TELFOR), 2015, : 874 - 877
  • [10] IMPLEMENTING A NEW SYSTEM ARCHITECTURE
    不详
    [J]. I-S ANALYZER, 1988, 26 (10): : 1 - &