Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs

被引:2
|
作者
Liao Kai [1 ]
Cui XiaoXin [1 ]
Liao Nan [1 ]
Ma KaiSheng [1 ]
Wu Di [1 ]
Wei Wei [1 ]
Li Rui [1 ]
Yu DunShan [1 ]
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
基金
中国国家自然科学基金;
关键词
low power dissipation; adiabatic logic; ICPAL; FinFETs; standard logic cells;
D O I
10.1007/s11432-013-5051-y
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With the technology scaling down, low power dissipation has become one of the research focuses in the field of integrated circuit design. Various types of adiabatic logics have been invented for low-power applications. However, the expanding leakage current degrades the performance of conventional adiabatic logics. In this article, a novel improved complementary pass-transistor adiabatic logic (ICPAL) based on fin-type fieldeffect transistor (FinFET) devices with ultra-low power dissipation has been presented. The proposed ICPAL takes full advantage of different FinFET operating modes, that is, shorted-gate mode, independent-gate mode, and low-power mode, to make a tremendous reduction in power dissipation. For explication and verification, the power dissipation of different ICPAL standard cells has been investigated and compared with other types of adiabatic circuits based on FinFETs. The results show that the ICPAL circuits have ultra-low power dissipation in a wide range of clock frequencies(30-800 MHz) under the condition of similar number of transistors, and the average reduction in power dissipation is about 23.1%, 75.0%, and 50.0% relative to 2N-2N2P, improved passtransistor adiabatic logic, and complimentary pass-transistor adiabatic logic, respectively. Furthermore, ICPAL supports a better pre-evaluation of system power dissipation in VLSI design and has an intrinsic characteristic for the resistance to some types of side channel attacks.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [31] Gate-Length Biasing Technique of Complementary Pass-Transistor Adiabatic Logic for Leakage Reduction
    Hu, Jianping
    Zhang, Yu
    MICRO NANO DEVICES, STRUCTURE AND COMPUTING SYSTEMS, 2011, 159 : 180 - 185
  • [32] Low-power logic styles: CMOS versus pass-transistor logic
    Zimmermann, R
    Fichtner, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) : 1079 - 1090
  • [33] Bootstrapped Adiabatic Complementary Pass-Transistor Logic Driver Circuit for Large Capacitive Load and Low-Energy Applications
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Sosa, J.
    Navarro, Hector
    Nooshabadi, Saeid
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 196 - +
  • [34] Testability of 123DD based differential pass-transistor logic circuits
    Jaekel, A
    IMTC/99: PROCEEDINGS OF THE 16TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS. 1-3, 1999, : 1782 - 1787
  • [35] CMOS-based carbon nanotube pass-transistor logic integrated circuits
    Ding, Li
    Zhang, Zhiyong
    Liang, Shibo
    Pei, Tian
    Wang, Sheng
    Li, Yan
    Zhou, Weiwei
    Liu, Jie
    Peng, Lian-Mao
    NATURE COMMUNICATIONS, 2012, 3
  • [36] Improved Design of Constant Power Consumption Circuit Based on Differential Pass-transistor Precharge Logic
    Yao Maoqun
    Li Conghui
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (07) : 1834 - 1840
  • [37] CMOS-based carbon nanotube pass-transistor logic integrated circuits
    Li Ding
    Zhiyong Zhang
    Shibo Liang
    Tian Pei
    Sheng Wang
    Yan Li
    Weiwei Zhou
    Jie Liu
    Lian-Mao Peng
    Nature Communications, 3
  • [38] A Low-power RFID with 100kbps Data Rate Employing High-speed Power Clock Generator for Complementary Pass-transistor Adiabatic Logic
    Shibata, Saito
    Sawabe, Yoshiki
    Shiba, Kota
    Kosuge, Atsutake
    Hamada, Mototsugu
    Kuroda, Tadahiro
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [39] Reversed Signal Propagation BDD Based Low-Power Pass-Transistor Logic Synthesis
    Bhuvaneswari, Thangavel
    Prasad, Vishnuvajjula Charan
    Singh, Ajay Kumar
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 8 : S66 - S71
  • [40] Gate all around carbon nanotube field effect transistor espoused discrepancy cascode pass transistor adiabatic logic for ultra-low power application
    Jyothi, B.
    Reddy, B. V. Ramana
    Jhamb, Mansi
    INTEGRATION-THE VLSI JOURNAL, 2025, 100