Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs

被引:2
|
作者
Liao Kai [1 ]
Cui XiaoXin [1 ]
Liao Nan [1 ]
Ma KaiSheng [1 ]
Wu Di [1 ]
Wei Wei [1 ]
Li Rui [1 ]
Yu DunShan [1 ]
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
基金
中国国家自然科学基金;
关键词
low power dissipation; adiabatic logic; ICPAL; FinFETs; standard logic cells;
D O I
10.1007/s11432-013-5051-y
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With the technology scaling down, low power dissipation has become one of the research focuses in the field of integrated circuit design. Various types of adiabatic logics have been invented for low-power applications. However, the expanding leakage current degrades the performance of conventional adiabatic logics. In this article, a novel improved complementary pass-transistor adiabatic logic (ICPAL) based on fin-type fieldeffect transistor (FinFET) devices with ultra-low power dissipation has been presented. The proposed ICPAL takes full advantage of different FinFET operating modes, that is, shorted-gate mode, independent-gate mode, and low-power mode, to make a tremendous reduction in power dissipation. For explication and verification, the power dissipation of different ICPAL standard cells has been investigated and compared with other types of adiabatic circuits based on FinFETs. The results show that the ICPAL circuits have ultra-low power dissipation in a wide range of clock frequencies(30-800 MHz) under the condition of similar number of transistors, and the average reduction in power dissipation is about 23.1%, 75.0%, and 50.0% relative to 2N-2N2P, improved passtransistor adiabatic logic, and complimentary pass-transistor adiabatic logic, respectively. Furthermore, ICPAL supports a better pre-evaluation of system power dissipation in VLSI design and has an intrinsic characteristic for the resistance to some types of side channel attacks.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 50 条
  • [11] Near-Threshold Computing of Clocked Adiabatic Logic with Complementary Pass-Transistor Logic Circuits
    Wu, Yangbo
    Hu, Jianping
    JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (03) : 393 - 402
  • [12] Fault characterisation of Complementary Pass-transistor Logic circuits
    Aziz, SM
    Rashid, ABMH
    Karim, M
    2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 80 - 84
  • [13] Design of low power digital VLSI circuits based on a novel Pass-transistor Logic
    Song, MK
    Asada, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (11) : 1740 - 1749
  • [14] Design Of Low Voltage Flip-flop Based On Complementary Pass-Transistor Adiabatic Logic Circuit
    Bhutada, Dhirajkumar S.
    2016 WORLD CONFERENCE ON FUTURISTIC TRENDS IN RESEARCH AND INNOVATION FOR SOCIAL WELFARE (STARTUP CONCLAVE), 2016,
  • [15] Complementary pass-transistor energy recovery logic for low-power applications
    Chang, RC
    Hung, PC
    Wang, IH
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (04): : 146 - 151
  • [16] Complementary pass-transistor adiabatic logic circuit using three-phase power supply
    Hu, Jianping
    Wu, Yangbo
    Zhang, Weiqiang
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2004, 25 (08): : 918 - 924
  • [17] A low-power complementary pass-transistor adiabatic multiplier based on 4-2 compressors
    Ye, X
    Hu, JP
    Tao, WJ
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 270 - 273
  • [18] Subthreshold pass transistor logic for ultra-low power operation
    Moalemi, Vahid
    Afzali-Kusha, Ali
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 490 - +
  • [19] A single-phase register file with complementary pass-transistor adiabatic logic
    Hu, Jianping
    Sheng, Xiaolei
    World Academy of Science, Engineering and Technology, 2010, 38 : 425 - 429
  • [20] Complementary Pass-Transistor Adiabatic Logic using Dual Threshold CMOS Techniques
    Lu, Binbin
    Hu, Jianping
    QUANTUM, NANO, MICRO AND INFORMATION TECHNOLOGIES, 2011, 39 : 55 - 60