Algorithm for automated custom Network-on-Chip topologies design

被引：0
|
作者：
Bykov, S. O. [1 ]
机构：
[1] Vladimir State Univ, Dept Comp Engn, Vladimir, Russia
来源：
PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013) | 2013年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Network-on-chip (NoC) has been proposed as a solution to the communication challenges of System-on-chip (SoC) design in nanoscale technologies. Regular topologies are good for homogeneous systems, but in the general case it is better to design specific topology for effective use of chip resources. This paper describes automated custom Network-on-Chip topologies design.
引用
收藏
页数：3
相关论文
共 50 条
  • [41] Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints
    Ludovici, D.
    Gilabert, F.
    Medardoni, S.
    Gomez, C.
    Gomez, M. E.
    Lopez, P.
    Gaydadjiev, G. N.
    Bertozzi, D.
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 562 - +
  • [42] Communication-aware custom topology generation for VFI network-on-chip
    Li, Chang-Lin
    Lee, Jae Hoon
    Yang, Joon-Sung
    Han, Tae Hee
    [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (18):
  • [43] A Thermal-aware Application Specific Routing Algorithm for Network-on-Chip Design
    Qian, Zhiliang
    Tsui, Chi-Ying
    [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [44] Resilient Reorder Buffer Design for Network-on-Chip
    Xu, Zheng
    Abraham, Jacob
    [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 92 - 97
  • [45] Design space exploration on heterogeneous network-on-chip
    Cardoso, RS
    Kreutz, ME
    Carro, L
    Susin, AA
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 428 - 431
  • [46] Topology adaptive network-on-chip design and implementation
    Bartic, TA
    Mignolet, JY
    Nollet, V
    Marescaux, T
    Verkest, D
    Vernalde, S
    Lauwereins, R
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (04): : 467 - 472
  • [47] Power Optimal Network-on-Chip Interconnect Design
    Vikas, G.
    Kuri, Joy
    Varghese, Kuruvilla
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 147 - 150
  • [48] A Wireless Network-on-Chip Design for Multicore Platforms
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    [J]. PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 409 - 416
  • [49] Techniques for Network-on-Chip (NoC) Design and Test
    Chattopadhyay, Santanu
    [J]. 2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 16 - 17
  • [50] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
12345