Topology adaptive network-on-chip design and implementation

被引:29
|
作者
Bartic, TA
Mignolet, JY
Nollet, V
Marescaux, T
Verkest, D
Vernalde, S
Lauwereins, R
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] Katholieke Univ Leuven, Louvain, Belgium
[3] Vrije Univ Brussels, Brussels, Belgium
来源
关键词
D O I
10.1049/ip-cdt:20045016
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-chip designs promise to offer considerable advantages over the traditional bus-based designs in solving the numerous technological, economic and productivity problems associated with billion-transistor system-on-chip development. The authors believe that different types of networks will be required, depending on the application domain. Therefore, a very flexible network design is proposed that is highly scalable, and can be easily changed to accomodate various needs. A network-on-chip design, realised as part of the platform that the authors are developing for reconfigurable systems, is presented. This design is suitable for building networks with irregular topologies, and with low latency and high throughput.
引用
收藏
页码:467 / 472
页数:6
相关论文
共 50 条
  • [1] Switch design and implementation for Network-on-Chip
    Ye, Qiang
    Liu, Jian
    Zheng, Li-Rong
    Proceedings of the Seventh IEEE CPMT Conference on High Density Microsystem Design, Packaging and Failure Analysis (HDP'05), 2005, : 412 - 418
  • [2] The Design and Implementation of a Hierarchical Network-on-Chip
    Braham, Chorfi Chandarli
    Ji Weixing
    Zhang Lingyu
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2966 - 2974
  • [3] A Topology for Network-on-Chip
    Kalita, Alakesh
    Ray, Kaushik
    Biswas, Abhijit
    Hussain, Md. Anwar
    2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,
  • [4] An Empirical Network-on-Chip Topology Design for Multicore Architectures
    Dongre, Sanskruti
    Joshi, Amit
    2021 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, SMART AND GREEN TECHNOLOGIES (ICISSGT 2021), 2021, : 87 - 92
  • [5] A Multipath Network-on-Chip Topology
    Ray, Kaushik
    Kalita, Alakesh
    Biswas, Abhijit
    Hussain, Md. Anwar
    2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,
  • [6] Design and implementation of congestion aware router for network-on-chip
    Balakrishnan, Melvin T.
    Venkatesh, T. G.
    Bhaskar, A. Vijaya
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 43 - 57
  • [7] Design and implementation of routing scheme for wireless network-on-chip
    Wang, Yi
    Zhao, Dan
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1357 - 1360
  • [8] Adaptive instruction codec architecture design for network-on-chip
    Lee, Trong-Yen
    Huang, Chi-Han
    Liu, Min-Jea
    Chen, Jhen-Syuan
    COMPUTERS & ELECTRICAL ENGINEERING, 2016, 51 : 207 - 224
  • [9] Custom topology generation for network-on-chip
    Stuart, Matthias Bo
    Sparso, Jens
    2007 NORCHIP, 2007, : 81 - 84
  • [10] Design and Implementation of a Hybrid Switching Router for the Reconfigurable Network-on-Chip
    Nguyen, Hung K.
    Xuan-Tu Tran
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2016, : 328 - 333