CMOS time-to-digital converter without delay time

In this paper. a time-to-digital converter in which the digital output is obtained without delay time is proposed. The circuit consists of a time-to-voltage converter, voltage-to-frequency converter. and counter. In the time-to-voltage converter, a capacitor is charged with a constant current during the input time interval, The change in the capacitor voltage is proportional to the input time and the capacitor voltage can he converted into a pulse signal with the voltage-to-frequency converter. The frequency of the pulse signal is directly proportional to the peak capacitor voltage and the pulse signals are counted to obtain the digital output. In the proposed circuit, the input time interval can be easily controlled and the resolution of the digital output can be improved by controlling the passive devices such as the capacitor and resistor.