Bending fatigue of chip scale package interconnects

被引：0

作者：

Shetty, S ^{[1
]}

Lehtinen, V ^{[1
]}

Dasgupta, A ^{[1
]}

Halkola, V ^{[1
]}

Reinikainen, T ^{[1
]}

机构：

[1] Univ Maryland, CALCE Elect Prod & Syst Ctr, College Pk, MD 20742 USA

来源：

PROCEEDINGS OF THE SEM IX INTERNATIONAL CONGRESS ON EXPERIMENTAL MECHANICS | 2000年

关键词：

D O I：

暂无

中图分类号：

TH [机械、仪表工业];

学科分类号：

0802 ;

摘要：

This study investigates the effect of quasi-static bending loads (strain rate = 0.05/s) on the reliability of 0.5mm pitch Chip Scale Package (CSP) interconnects when assembled on FR4 substrates. The substrates have rows of CSPs and are subjected to three-point bend loads. Overstress curvature limits are experimentally determined and used as curvature limits for cyclic bend tests. The test configuration is simulated using finite element modeling (FEM) and the total strain accumulated in the solder joints is observed. The Coffin-Manson model is used to predict the cycles to failure for the applied loading. Predicted durability is compared to experimental measurements. Finite element simulations are repeated for life cycle loading to predict acceleration factors and to estimate durability.

引用

页码：723 / 726

页数：4

共 50 条

[31] Uncooled IRFPA with chip scale vacuum package
Hata, Hisatoshi
Nakaki, Yoshiyuki
Inoue, Hiromoto
Kosasayama, Yasuhiro
Ohta, Yasuaki
Fukumoto, Hiroshi
Seto, Toshiki
Kama, Keisuke
Takeda, Munehisa
Kimata, Masafumi
INFRARED TECHNOLOGY AND APPLICATIONS XXXII, PTS 1AND 2, 2006, 6206
[32] Chip Scale Package and assembly joint reliability
Ghaffarian, Reza
National Electronic Packaging and Production Conference-Proceedings of the Technical Program (West and East), 1999, 1 : 497 - 505
[33] Silicone, chip scale package, and its reliability
Lee, YJ
FIFTH ANNUAL PAN PACIFIC MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2000, : 345 - 353
[34] New stacked chip-scale package
不详
SOLID STATE TECHNOLOGY, 2001, 44 (03) : 42 - 42
[35] Development of a Low CTE Chip Scale Package
Yamada, Tomoyuki
Fukui, Masahiro
Terada, Kenji
Harazono, Masaaki
Reynolds, Charles
Audet, Jean
Iruvanti, Sushumna
Liu, Hsichang
Moore, Scott
Pan, Yi
Zhang, Hongqing
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 944 - 948
[36] MicroSMD - A wafer level chip scale package
Kelkar, N
Mathew, R
Takiar, H
Nguyen, L
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 227 - 232
[37] Low cost chip-scale package
Teo, YC
Lim, TB
Ho, HM
Cui, CQ
Tsui, C
Lian, SC
Tan, TT
47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 358 - 362
[38] Engineering Nano Interfacial Layers for Low Contact Resistance in Chip to Package Interconnects
Xu, Jianwen Steven
Ramanathan, Lakshmi
Cruau, David
Chen, Jeff
Qin, Wentao
Beugin, Virginie
Liu, Wei
Mitchell, Douglas
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 46 - 53
[39] New chip scale package for medical applications: ''Plip-chip''
Val, CM
1996 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1996, 2920 : 236 - 242
[40] Wafer-level chip-scale package lead-free solder fatigue: A critical review
Arriola, Emmanuel R.
Ubando, Aristotle T.
Gonzaga, Jeremias A.
Lee, Chang-Chun
ENGINEERING FAILURE ANALYSIS, 2023, 144

← 1 2 3 4 5 →