Linearity optimization of current steering DAC based on improved layout topology

被引：1
|
作者：
Tong, Xingyuan [1 ]
Wang, Chaofeng [1 ]
Wang, Fengjuan [2 ]
机构：
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Shaanxi, Peoples R China
[2] Xian Univ Technol, Sch Automat & Informat Engn, Xian, Shaanxi, Peoples R China
来源：
2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2019年
基金：
中国国家自然科学基金;
关键词：
Digital-to-Analog Converter; Segmented current steering; Random layout; Nonlinearity; COMPENSATION;
D O I：
10.1109/edssc.2019.8754219
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The influence of current mismatch on linearity of current steering DAC is theoretically discussed. Q(2) random walk scheme that can reduce the secondary error of current mismatch is utilized for optimizing the linearity of DAC. A 10 bit DAC is realized in 0.18 pm CMOS. Measurement results show that the differential non-linearity (DNL) and the integral non-linearity (INL) of the DAC are 0.71 LSB and 1.02 LSB. With 500 MS/s sampling rate and 1.465 MHz input frequency, the spurious free dynamic range (SFDR) and the effective number of hits (ENOB) are 65.6 dB and 9.2 bit, respectively.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] An on-chip DNL estimation and reconfiguration for improved linearity in current steering DAC
    Rafeeque, KPS
    Vasudevan, V
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 281 - 284
  • [2] A 10-bit 500-MS/s Current Steering DAC with Improved Random Layout
    Tong, Xingyuan
    Wang, Chaofeng
    CHINESE JOURNAL OF ELECTRONICS, 2020, 29 (01) : 73 - 81
  • [3] A 10-bit 500-MS/s Current Steering DAC with Improved Random Layout
    TONG Xingyuan
    WANG Chaofeng
    ChineseJournalofElectronics, 2020, 29 (01) : 73 - 81
  • [4] A Design of Linearity Built-in Self-Test for Current-Steering DAC
    Hsin-Wen Ting
    Soon-Jyh Chang
    Su-Ling Huang
    Journal of Electronic Testing, 2011, 27 : 85 - 94
  • [5] A Design of Linearity Built-in Self-Test for Current-Steering DAC
    Ting, Hsin-Wen
    Chang, Soon-Jyh
    Huang, Su-Ling
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2011, 27 (01): : 85 - 94
  • [6] Digital Calibration Algorithm for Half-Unary Current-Steering DAC for Linearity Improvement
    Mohyar, Shaiful Nizam
    Kobayashi, Haruo
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 60 - 61
  • [7] Process-Variation-Aware In-Memory Computation With Improved Linearity Using On-Chip Configurable Current-Steering Thermometric DAC
    Saragada, Prasanna Kumar
    Das, Bishnu Prasad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (10) : 4586 - 4596
  • [8] An improved adaptive constraint aggregation for integrated layout and topology optimization
    Gao Huan-Huan
    Zhu Ji-Hong
    Zhang Wei-Hong
    Zhou Ying
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2015, 289 : 387 - 408
  • [9] On the Linearity of BJT-Based Current-Mode DAC Drivers
    Lupo, Nicola
    Bartolini, Michele
    Pulici, Paolo
    Colli, Stefano
    Nessi, Maurizio
    Bonizzoni, Edoardo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (09) : 3138 - 3142
  • [10] A 12-Bit Current-Steering DAC With Unary-Splitting-Binary Segmented Architecture and Improved Decoding Circuit Topology
    Tong, Xingyuan
    Liu, Dong
    Wang, Ronghua
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (10) : 1391 - 1400
12345