Linearity optimization of current steering DAC based on improved layout topology

被引：1
|
作者：
Tong, Xingyuan [1 ]
Wang, Chaofeng [1 ]
Wang, Fengjuan [2 ]
机构：
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Shaanxi, Peoples R China
[2] Xian Univ Technol, Sch Automat & Informat Engn, Xian, Shaanxi, Peoples R China
来源：
2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2019年
基金：
中国国家自然科学基金;
关键词：
Digital-to-Analog Converter; Segmented current steering; Random layout; Nonlinearity; COMPENSATION;
D O I：
10.1109/edssc.2019.8754219
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The influence of current mismatch on linearity of current steering DAC is theoretically discussed. Q(2) random walk scheme that can reduce the secondary error of current mismatch is utilized for optimizing the linearity of DAC. A 10 bit DAC is realized in 0.18 pm CMOS. Measurement results show that the differential non-linearity (DNL) and the integral non-linearity (INL) of the DAC are 0.71 LSB and 1.02 LSB. With 500 MS/s sampling rate and 1.465 MHz input frequency, the spurious free dynamic range (SFDR) and the effective number of hits (ENOB) are 65.6 dB and 9.2 bit, respectively.
引用
收藏
页数：3
相关论文
共 50 条
  • [41] 10 Bit Current Steering DAC in 90 nm Technology
    Moody, Tyler
    Ren, Saiyu
    Ewing, Robert
    IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON 2014), 2014, : 337 - 341
  • [42] Digital Background Calibration of a Split Current-Steering DAC
    Stoops, David J.
    Kuo, Jenny
    Hurst, Paul J.
    Levy, Bernard C.
    Lewis, Stephen H.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 2854 - 2864
  • [43] Current-steering DAC for urinary bladder volume measurement
    Shimizu A.
    Noguchi T.
    Ishikawa Y.
    Fukai S.
    IEEJ Transactions on Electronics, Information and Systems, 2019, 139 (05) : 632 - 633
  • [44] Process independent automated sizing methodology for current steering DAC
    Vural, R. A.
    Kahraman, N.
    Erkmen, B.
    Yildirim, T.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1713 - 1734
  • [45] Design of a Current Steering DAC for a High Speed Current Mode SAR ADC
    Elkafrawy, Abdelrahman
    Anders, Jens
    Brueckner, Timon
    Ortmanns, Maurits
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 441 - 444
  • [46] ΣΔ Time Interleaved Current Steering DAC with Dynamic Elements Matching
    Noli, Stefano
    Perez, Aldo Pena
    Bonizzoni, Edoardo
    Maloberti, Franco
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 407 - 410
  • [47] 500 MHz Differential Latched Current Comparator for Calibration of Current Steering DAC
    Sarkar, Santanu
    Banerjee, Swapna
    2014 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (IEEE TECHSYM), 2014, : 309 - 312
  • [48] A Digitally Calibrated Current-Steering DAC with Current-Splitting Array
    Cheng, Long
    Chen, Chi-Xiao
    Ye, Fan
    Li, Ning
    Ren, Jun-Yan
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 278 - 281
  • [49] Web Layout Design of Large Cavity Structures Based on Topology Optimization
    Yang, Xiaoqiao
    Sun, Jialiang
    Jin, Dongping
    CMES-COMPUTER MODELING IN ENGINEERING & SCIENCES, 2024, 138 (03): : 2665 - 2689
  • [50] A 12-bit SC3 partially segmented current steering DAC with improved SFDR and bandwidth
    Kumar, Abhishek
    Gupta, Santosh Kumar
    Bhadauria, Vijaya
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (08) : 2941 - 2959
12345