共 50 条
- [1] Finite element analysis of dynamic drop impact of board-level stacked-die packages using submodeling technique 2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 398 - 405
- [2] Transient submodeling analysis for board-level drop tests of electronic packages IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 54 - 62
- [4] Failure Mechanism of Stacked CSP Module under Board-Level Drop Impact 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 2039 - 2045
- [6] Transient analysis of board-level drop response of lead-free chip-scale packages with experimental verifications 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 695 - 700
- [7] Study on the board-level drop test of the stacked memory device by FEA 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 724 - 727
- [9] INVESTIGATION OF BOARD-LEVEL AND PACKAGE-LEVEL DROP RELIABILITY OF RF MEMS PACKAGES IMCE2009: PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, VOL 5, 2010, : 225 - 230
- [10] A numerical study of board-level stacked-die packages under coupled power and thermal cycling test conditions 2006 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY CONFERENCE TAIWAN (IMPACT), PROCEEDINGS, 2006, : 123 - +