A Simple Histogram-Based Capacitor Mismatch Calibration in SAR ADCs

被引：13

作者：

Wang, Xiao ^{[1
]}

Li, Fule ^{[1
]}

Wang, Zhihua ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2020年 / 67卷 / 12期

关键词：

SAR ADC; calibration; capacitor mismatch; histogram;

D O I：

10.1109/TCSII.2020.2988646

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief presents a simple capacitor mismatch calibration in SAR ADCs, which is in foreground and on chip. Capacitor errors are extracted based on output histogram under a triangular input signal generated on chip and compensated by tuning capacitors with a calibration DAC. A novel one-by-one strategy can simplify the extraction by isolating the individual contribution of each capacitor error. The proposed calibration needs no computation and is validated with a 10-bit 100MS/s SAR ADC. Size of the ADC core including calibration system is only 90 mu mx97 mu m. Measurement results show effectiveness of the proposed calibration.

引用

页码：2838 / 2842

页数：5

共 50 条

[41] A Pattern Extraction Based Background Calibration Technique for SAR ADCs
Ding, Xiang
Zhang, Liang
Liu, Wenfeng
Yi, Dongbai
Ma, Yingjiang
Hofmann, Klaus
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (01) : 10 - 14
[42] Informed Histogram-Based Watermarking
Hua, Guang
Xiang, Yong
Zhang, Leo Yu
IEEE SIGNAL PROCESSING LETTERS, 2020, 27 : 236 - 240
[43] Dither-based background calibration of capacitor mismatch and gain error in pipelined noise shaping successive approximation register ADCs
Wang, Peng
Sun, Jie
Wu, Jianhui
ELECTRONICS LETTERS, 2019, 55 (18) : 984 - 985
[44] Calibration of mismatch errors in time interleaved ADCs
Rudberg, MK
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 845 - 848
[45] Analysis and Calibration of Bit Weights in SAR and Pipelined SAR ADCs Based on Code Distribution
Ma, Bingbing
Li, Wei
Xu, Hongtao
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (06) : 977 - 990
[46] A 12-bit Fully Differential SAR ADC with a Novel Capacitor Mismatch Calibration
Peng, Xizhu
Liu, Hanpeng
Liu, Yuke
Tang, He
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
[47] Parasitic Calibration by Two-Step Ratio Approaching Techinque for Split Capacitor Array SAR ADCs
Wong, Si-Seng
Zhu, Yan
Chan, Chi-Hang
Chio, U-Fat
Sin, Sai-Weng
U, Seng-Pan
Martins, R. P.
2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 333 - 336
[48] A Real-Time Rotation Calibration for Interchannel Offset Mismatch in Time-Interleaved SAR ADCs
Luo, Yixiao
Liang, Hongzhi
Peng, Zeyu
Yu, Yukui
Liu, Shubin
Ding, Ruixue
Zhu, Zhangming
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (03) : 897 - 901
[49] Error shaping technique of capacitor mismatch and inter-stage gain in noise shaping pipelined SAR ADCs
Shen, Changsheng
ELECTRONICS LETTERS, 2020, 56 (03) : 125 - 126
[50] Redundant SAR ADCs with Split-capacitor DAC
Lopez-Angulo, Antonio
Gines, Antonio
Peralias, Eduardo
Rueda, Adoracion
2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 801 - 804

← 1 2 3 4 5 →