A Simple Histogram-Based Capacitor Mismatch Calibration in SAR ADCs

被引:13
|
作者
Wang, Xiao [1 ]
Li, Fule [1 ]
Wang, Zhihua [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
关键词
SAR ADC; calibration; capacitor mismatch; histogram;
D O I
10.1109/TCSII.2020.2988646
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a simple capacitor mismatch calibration in SAR ADCs, which is in foreground and on chip. Capacitor errors are extracted based on output histogram under a triangular input signal generated on chip and compensated by tuning capacitors with a calibration DAC. A novel one-by-one strategy can simplify the extraction by isolating the individual contribution of each capacitor error. The proposed calibration needs no computation and is validated with a 10-bit 100MS/s SAR ADC. Size of the ADC core including calibration system is only 90 mu mx97 mu m. Measurement results show effectiveness of the proposed calibration.
引用
收藏
页码:2838 / 2842
页数:5
相关论文
共 50 条
  • [21] Digital background calibration of capacitor-mismatch errors in pipelined ADCs
    Taherzadeh-Sani, Mohammad
    Hamoui, Anas A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 966 - 970
  • [22] A Histogram-Based Static Error Correction Technique for Flash ADCs: Implementation
    J Jacob Wikner
    Armin Jalili
    Sayed Masoud Sayedi
    Rasoul Dehghani
    ZTECommunications, 2012, 10 (01) : 63 - 70
  • [23] A Histogram-Based Static-Error Correction Technique for Flash ADCs
    Armin Jalili
    J Jacob Wikner
    Sayed Masoud Sayedi
    Rasoul Dehghani
    ZTE Communications, 2011, 9 (04) : 35 - 41
  • [24] Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs
    Bagheri, Mojtaba
    Schembari, Filippo
    Zare-Hoseini, Hashem
    Staszewski, Robert Bogdan
    Nathan, Arokia
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2021, 2 : 420 - 433
  • [25] A CDAC Mismatch Calibration Technique for SAR-assisted Pipeline ADCs
    Li, Zheyi
    Berti, Laurent
    Thys, Geert
    Leroux, Paul
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [26] A Histogram-Based Background Interstage Error Estimation and Implementation Method in Pipelined ADCs
    Chegeni, Amin
    Hadidi, Khayrollah
    Khoei, Abdollah
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) : 1519 - 1523
  • [27] A calibration scheme for SAR ADCs based on capacitor weight optimization using an improved simulated annealing algorithm
    Wang, Zhuofan
    Lang, Lili
    Zhong, Wei
    Shan, Yi
    Xue, Zhongying
    Dong, Yemin
    MICROELECTRONICS JOURNAL, 2025, 157
  • [28] Histogram Based Deterministic Digital Background Calibration for Pipelined ADCs
    Ravi, Chithira
    Rahul, T.
    Sahoo, Bibhudatta
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 569 - 574
  • [29] Study of Split Capacitor DAC Mismatch and Calibration in SAR-ADC
    Zhang, Yun
    Zhao, Yiqiang
    Dai, Peng
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (01)
  • [30] Mismatch and Parasitics Limits in Capacitors-Based SAR ADCs
    Hang, Yulin
    Bonizzoni, Edoardo
    Maloberti, Franco
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 33 - 36