Resistive power in CMOS circuits

被引：3
|
作者：
El-Moursy, MA [1 ]
Friedman, EG [1 ]
机构：
[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2004年 / 41卷 / 01期
基金：
美国国家科学基金会;
关键词：
interconnect resistance; dynamic power dissipation; short-circuit power dissipation; resistive losses;
D O I：
10.1023/B:ALOG.0000038278.71500.0c
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Interconnect resistance dissipates a portion of the total transient power in CMOS circuits. Conduction losses increase with larger interconnect resistance. It is shown in this paper that these losses do not add to the total power dissipation of a CMOS circuit through (IR)-R-2 losses. Interconnect resistance can, however, increase the short-circuit power of both the driver and load gates.
引用
收藏
页码：5 / 11
页数：7
相关论文
共 50 条
  • [21] Multifractal Behavior of the Power Dissipation of CMOS Circuits
    Qiang, W.
    Cao, H.
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 41 - +
  • [22] Power modeling for CMOS circuits by RBF network
    Qiang, W.
    Cao, Y.
    Yan, Y.
    Gao, X.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 743 - 746
  • [23] Transistor sizing for low power CMOS circuits
    Borah, M
    Owens, RM
    Irwin, MJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (06) : 665 - 671
  • [24] Maximum leakage power estimation for CMOS circuits
    Bobba, S
    Hajj, IN
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
  • [25] Accurate power estimation of CMOS sequential circuits
    Chou, TL
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (03) : 369 - 380
  • [26] Power property analysis for CMOS integrated circuits
    Xu, YJ
    Xu, CN
    Li, XW
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 960 - 961
  • [27] Current and power waveforms simulator of CMOS circuits
    Natl Central Univ, Chung-Li, Taiwan
    J Chin Inst Electr Eng Trans Chin Inst Eng Ser E, 2 (141-148):
  • [28] Transistor sizing for low power CMOS circuits
    Pennsylvania State Univ, University Park, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 6 (665-671):
  • [29] Variation of Power Dissipation for Adiabatic CMOS and Conventional CMOS Digital Circuits
    Goyal, Sakshi
    Singh, Gurvinder
    Sharma, Pushpinder
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 162 - 166
  • [30] Impact Analysis of Resistive Bridge within Deep Submicron Secured CMOS Circuits
    Abdelmalek, G. Ait
    Ziani, R.
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 112 - 117
12345