Package and board level study for a Thin Small Outline Package (TSOP) using compact components

被引:0
|
作者
Kulkarni, A [1 ]
Agonafer, D [1 ]
Groothuis, S [1 ]
Kabir, H [1 ]
Johnson, S [1 ]
机构
[1] Univ Texas, Elect MEMS & Telecommun Syst, Packaging Ctr, Arlington, TX 76019 USA
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
A detail model of 54 lead Thin Small Outline Package (TSOP) was created in Flotherm and validated against experimental data for natural convection and forced convection environments. Next, a compact two-resistor (2R) model was created in Flotherm using compact smart parts. Values of junction-to-case and junction-to-board resistances were taken from experiments. Both the detailed model and the compact model were mounted on a 4-layered standard JEDEC board for natural convection in a standard JEDEC enclosure. With a nominal power of 0.75W applied at the junction, the detailed model and the 2R compact model showed a very good agreement. The results also compared well with experimental data. Next, two models were developed; a detailed model and a corresponding equivalent 211 compact model were mounted on a 4-layered standard JEDEC board and simulated for forced convection with an air velocity of 1 m/s. With a nominal power of 0.75 W applied at the junction, maximum junction temperatures were computed and once again showed very good agreement. Experimental data for forced convection indicated that the maximum junction temperature was in good agreement to the compact model. The study was further extended to do a board level analysis where the detailed TSOP models were mounted on a 6-layered standard DIMM board. In the single sided board arrangement nine such compact models were mounted on one side of the board and maximum junction temperature was noted. Then, the detailed models were replaced by compact models and simulated - for forced convection with an air velocity of 1 m/s. Good agreement between detailed model and compact model was seen for the board level analysis. Further the compact models were simulated for a double-sided arrangement in which eighteen such compact models were mounted nine on each sided of the board. The assembly was simulated for forced convection with an air velocity of 1 m/s. Nominal power applied at junction for each of the eighteen modules was 0.3 W. Maximum temperature for the double sided arrangement of DIMM board was thus computed.
引用
收藏
页码:867 / 873
页数:7
相关论文
共 50 条
  • [21] Optimization of thermomechanical reliability of board-level package-on-package stacking assembly
    Lai, Yi-Shao
    Wang, Tong Hong
    Wang, Ching-Chun
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2006, 29 (04): : 864 - 868
  • [22] Small, lightweight and thin package (TQON)
    Ooida, M
    Koshio, Y
    Ikemizu, M
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 657 - 661
  • [23] Development of Package-on-Package Using Embedded Wafer-Level Package Approach
    Chong, Ser Choong
    Wee, David Ho Soon
    Rao, Vempati Srinivasa
    Vasarla, Nagendra Sekhar
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1654 - 1662
  • [24] Strip Form Package Marking Challenges for Small outline Packages
    Ting, Kow Siew
    Zali, Mohd Rozaini Mohd
    Bin Mahat, Muhd Firdaus
    2022 IEEE 39TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT), 2022,
  • [25] Board level cyclic bending test for MCP package
    Jing, Zhang
    Hai, Liu
    Lee, Jaisung
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 459 - 462
  • [26] Board level drop test reliability for MCP package
    Zhang Jing
    Du Maohua
    Feng Nufeng
    Taekoo, Lee
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 778 - +
  • [27] THE MULTICHIP-MODULE AS A BOARD-LEVEL PACKAGE
    KNORR, DB
    JOM-JOURNAL OF THE MINERALS METALS & MATERIALS SOCIETY, 1995, 47 (06): : 27 - 30
  • [28] Modal analysis of board-level electronic package
    Zhang, Bo
    Ding, Han
    Sheng, XinJun
    MICROELECTRONIC ENGINEERING, 2008, 85 (03) : 610 - 620
  • [29] WLCSP Package and PCB Design for Board Level Reliability
    Chiu, Jason
    Chang, K. C.
    Hsu, Steven
    Tsao, Pei-Haw
    Lii, M. J.
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 763 - 767
  • [30] Board Level Reliability Assessments of Thru-Mold Via Package on Package (TMV™ PoP)
    Hwang, Tae-Kyung
    Park, Dong-Joo
    Kim, Jin-Seong
    Kim, Jin-Young
    Kim, Jae-Dong
    Lee, Choon-Heung
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1043 - 1048