Package and board level study for a Thin Small Outline Package (TSOP) using compact components

被引:0
|
作者
Kulkarni, A [1 ]
Agonafer, D [1 ]
Groothuis, S [1 ]
Kabir, H [1 ]
Johnson, S [1 ]
机构
[1] Univ Texas, Elect MEMS & Telecommun Syst, Packaging Ctr, Arlington, TX 76019 USA
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
A detail model of 54 lead Thin Small Outline Package (TSOP) was created in Flotherm and validated against experimental data for natural convection and forced convection environments. Next, a compact two-resistor (2R) model was created in Flotherm using compact smart parts. Values of junction-to-case and junction-to-board resistances were taken from experiments. Both the detailed model and the compact model were mounted on a 4-layered standard JEDEC board for natural convection in a standard JEDEC enclosure. With a nominal power of 0.75W applied at the junction, the detailed model and the 2R compact model showed a very good agreement. The results also compared well with experimental data. Next, two models were developed; a detailed model and a corresponding equivalent 211 compact model were mounted on a 4-layered standard JEDEC board and simulated for forced convection with an air velocity of 1 m/s. With a nominal power of 0.75 W applied at the junction, maximum junction temperatures were computed and once again showed very good agreement. Experimental data for forced convection indicated that the maximum junction temperature was in good agreement to the compact model. The study was further extended to do a board level analysis where the detailed TSOP models were mounted on a 6-layered standard DIMM board. In the single sided board arrangement nine such compact models were mounted on one side of the board and maximum junction temperature was noted. Then, the detailed models were replaced by compact models and simulated - for forced convection with an air velocity of 1 m/s. Good agreement between detailed model and compact model was seen for the board level analysis. Further the compact models were simulated for a double-sided arrangement in which eighteen such compact models were mounted nine on each sided of the board. The assembly was simulated for forced convection with an air velocity of 1 m/s. Nominal power applied at junction for each of the eighteen modules was 0.3 W. Maximum temperature for the double sided arrangement of DIMM board was thus computed.
引用
收藏
页码:867 / 873
页数:7
相关论文
共 50 条
  • [41] Board and system level effects on plastic package thermal performance
    Zhou, T
    Hundt, M
    46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS, 1996, : 911 - 917
  • [42] Board level solder joint reliability modeling of LFBGA package
    Tee, TY
    Sivakumar, K
    Do-Bento-Vieira, A
    PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2000, : 51 - 54
  • [43] Effect of IC Package on Radiated Susceptibility of Board Level Interconnection
    Zonouz, Fatemeh Vafaee
    Masoumi, Nasser
    Mehri, Milad
    2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
  • [44] Board level Reliability Investigation of FO-WLP Package
    Hou, Stephen
    Tsai, K. H.
    Wu, M. F.
    Ku, M. F.
    Tsao, P. H.
    Chu, L. H.
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 904 - 910
  • [45] Package-Level Reconfiguration of RF Matching Networks Using SMD Components
    Yuan, Wen
    Walling, Jeffrey S.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (09) : 997 - 1001
  • [46] Effect of PCB and Package Type on Board Level Vibration using Vibrational Spectrum Analysis
    Jalink, J.
    Roucou, R.
    Zaal, J. J. M.
    Lesventes, J.
    Rongen, R. T. H.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 470 - 475
  • [47] Thermo-mechanical Reliability Study on Package on Package (PoP) with Embedded Wafer Level Package (eWLP)
    Chen, Zhaohui
    Jung, Boo Yang
    Lim, Sharon Pei Siang
    Dexter, Sorono Velez
    Ho, David Soon Wee
    Zhang, Xiaowu
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 812 - 816
  • [48] Parameters Study of Thermomechanical Reliability of Board-level Fan-out Package
    Shih, Meng-Kai
    Lee, Ying-Chih
    Chen, Ryan
    Tarng, David
    Hung, C. P.
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 66 - 70
  • [49] A Study of the Board Level Reliability of Large 16FF Wafer Level Package for RF Transceivers
    Wolter, Andreas
    Baumeister, Horst
    Yeni, Ceren
    Waidhas, Bernd
    Proschwitz, Jan
    Wagner, Thomas
    Keser, Beth
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1684 - 1690
  • [50] Examination of board-level drop reliability of package-on-package stacking assemblies of different structural configurations
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Wang, Ching-Chun
    MICROELECTRONIC ENGINEERING, 2007, 84 (01) : 87 - 94