Low Latency Multicasting Scheme for Bufferless Hybrid NoC-Bus 3D On-Chip Networks

被引：0
|
作者：
Yao, Chaoyun [1 ]
Feng, Chaochao [1 ]
Zhang, Mingxuan [1 ]
Wei, Shaojun [2 ]
机构：
[1] Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China
[2] Tsinghua Univ, Dept Elect Syst, Beijing 100084, Peoples R China
来源：
COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2014 | 2015年 / 491卷
关键词：
NoC-Bus; 3D; multicast;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we proposed a novel multicast routing algorithm for the 3D Bufferless Hybrid Interconnection Network to enhance the overall system performance. The proposed algorithm makes use of a single-hop and broadcast (bus-based) interlayer communication of the 3D NoC-Bus mesh architecture. Compared to the DRM_ noPR multicast routing algorithm, our simulations with six different synthetic workloads reveal that our architecture using the proposed multicast routing algorithm acquires high system performance.
引用
收藏
页码：36 / 47
页数：12
相关论文
共 45 条
  • [31] Supply-Variation-Resilient Nonvolatile 3D IC and 3D Memory Using Low Peak-Current On-Chip Charge Pump Circuits
    Chang, Meng-Fan
    Lu, Wang-Ying
    Shen, Shin-Jang
    Chen, Ming-Pin
    Lin, Chih-Sheng
    Sheu, S. -S.
    Hung, C. -H.
    Yang, Y. -S.
    Kuo, Y. -J.
    Hung, S. -N.
    Lue, H. -T.
    Shen, Chang-Hong
    Shieh, Jia-Min
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 118 - 121
  • [32] PREPARING 3D GRAPHENE NANOWALL-NICKEL HYBRID ELECTRODE ON QUARTZ GLASS FOR ON-CHIP MICRO-SUPERCAPACITORS
    Li, Jinhua
    Ono, Takahito
    30TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2017), 2017, : 861 - 864
  • [33] Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition
    Chang, Kyungwook
    Kadetotad, Deepak
    Cao, Yu
    Seo, Jae-Sun
    Lim, Sung Kyu
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (04)
  • [34] Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture
    Ebrahimi, Masoumeh
    Daneshtalab, Masoud
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2013, 79 (04) : 475 - 491
  • [35] Double improved genetic algorithm and low power task mapping in 3D networks-on-chip
    Zhang D.
    Song G.
    Lin H.
    Ren S.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2016, 53 (04): : 921 - 931
  • [36] A low-cost smartphone controlled portable system with accurately confined on-chip 3D electrodes for flow-through cell electroporation
    Han, Chao
    He, Xiwen
    Wang, Jie
    Gao, Lingeng
    Yang, Guang
    Li, Dongji
    Wang, Shuying
    Chen, Xiang
    Peng, Zhihai
    BIOELECTROCHEMISTRY, 2020, 134
  • [37] Silicide based integration approach for fabricating highly reliable, hermitically sealed on-chip, low form factor-microfluidics for 3D IC cooling applications
    Kumar, C. Llemanth
    Bonam, Satish
    Vanjari, Siva Rama Krishna
    Singh, Shiv Govind
    2018 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2018, : 147 - 149
  • [38] Low overhead hybrid geographic-based routing algorithms with smart partial flooding for 3D ad hoc networks
    Abdallah, Alaa E.
    JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2018, 9 (01) : 85 - 94
  • [39] Low overhead hybrid geographic-based routing algorithms with smart partial flooding for 3D ad hoc networks
    Alaa E. Abdallah
    Journal of Ambient Intelligence and Humanized Computing, 2018, 9 : 85 - 94
  • [40] Advanced/3D Packaging and Materials Integrity: Stress-Induced Effects and Mechanical Properties of New Ultra Low-k Dielectrics for On-Chip Interconnect Stacks
    Zschech, E.
    Kong, B. Y.
    Sander, C.
    2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT), 2012,
12345