Low Latency Multicasting Scheme for Bufferless Hybrid NoC-Bus 3D On-Chip Networks

被引：0
|
作者：
Yao, Chaoyun [1 ]
Feng, Chaochao [1 ]
Zhang, Mingxuan [1 ]
Wei, Shaojun [2 ]
机构：
[1] Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China
[2] Tsinghua Univ, Dept Elect Syst, Beijing 100084, Peoples R China
来源：
COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2014 | 2015年 / 491卷
关键词：
NoC-Bus; 3D; multicast;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we proposed a novel multicast routing algorithm for the 3D Bufferless Hybrid Interconnection Network to enhance the overall system performance. The proposed algorithm makes use of a single-hop and broadcast (bus-based) interlayer communication of the 3D NoC-Bus mesh architecture. Compared to the DRM_ noPR multicast routing algorithm, our simulations with six different synthetic workloads reveal that our architecture using the proposed multicast routing algorithm acquires high system performance.
引用
收藏
页码：36 / 47
页数：12
相关论文
共 45 条
  • [1] Enabling Vertical Wormhole Switching in 3D NoC-Bus Hybrid Systems
    Chen, Changlin
    Enachescu, Marius
    Cotofana, Sorin D.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 507 - 512
  • [2] A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks
    Jiang, Guoyue
    Li, Zhaolin
    Wang, Fang
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 664 - 677
  • [3] DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures
    Zheng, Jintao
    Wu, Ning
    Zhou, Lei
    Ye, Yunfei
    Sun, Ke
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) : 920 - 931
  • [4] Low-Cost Port Allocation Scheme for Minimizing Deflections in Bufferless On-Chip Networks
    Stojanovic, Igor Z.
    Jovanovic, Milica D.
    Djordjevic, Goran Lj.
    2013 21ST TELECOMMUNICATIONS FORUM (TELFOR), 2013, : 357 - 360
  • [5] A traffic equilibrium mapping method with energy minimization for 3D NoC-Bus mesh architecture
    Zhang, Taotao
    Wu, Ning
    Zhou, Fang
    Zhou, Lei
    Zhang, Xiaoqiang
    IAENG International Journal of Computer Science, 2015, 42 (01) : 1 - 7
  • [6] 3D-NoC: Reconfigurable 3D Photonic On-Chip Interconnect for Multicores
    Morris, Randy
    Kodi, Avinash Karanth
    Louri, Ahmed
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 413 - 418
  • [7] 3DBUFFBLESS: A Novel Buffered-Bufferless Hybrid Router for 3D Networks-on-Chip
    Tatas, K.
    Savva, S.
    Kyriacou, C.
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [8] Exploring a Low-Cost and Power-Efficient Hybridization Technique for 3D NoC-Bus Hybrid Architecture Using LastZ-Based Routing Algorithms
    Rahmani, Amir-Mohammad
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (04) : 403 - 414
  • [9] High-Performance and Fault-Tolerant 3D NoC-Bus Hybrid Architecture Using ARB-NET-Based Adaptive Monitoring Platform
    Rahmani, Amir-Mohammad
    Vaddina, Kameswar Rao
    Latif, Khalid
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 734 - 747
  • [10] PDDVB: A Priority Division Distributed Vertical Bus for 3D bus-NoC hybrid network
    1600, International Association of Engineers (43):
12345