NetPU: Prototyping a Generic Reconfigurable Neural Network Accelerator Architecture

被引：0
|
作者：
Liu, Yuhao [1 ]
Rai, Shubham [1 ]
Ullah, Salim [1 ]
Kumar, Akash [1 ]
机构：
[1] Tech Univ Dresden, Ctr Adv Elect Dresden CfAED, Chair Processor Design, Dresden, Germany
来源：
2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022) | 2022年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：323 / 323
页数：1
相关论文
共 50 条
  • [1] NetPU-M: a Generic Reconfigurable Neural Network Accelerator Architecture for MLPs
    Liu, Yuhao
    Rai, Shubham
    Ullah, Salim
    Kumar, Akash
    2023 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW, 2023, : 85 - 92
  • [2] A generic reconfigurable neural network architecture implemented as a network on chip
    Theocharides, T
    Link, G
    Vijaykrishnan, N
    Irwin, MJ
    Srikantam, V
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 191 - 194
  • [3] Design of a Generic Dynamically Reconfigurable Convolutional Neural Network Accelerator with Optimal Balance
    Tong, Haoran
    Han, Ke
    Han, Si
    Luo, Yingqi
    ELECTRONICS, 2024, 13 (04)
  • [4] An FPGA-based accelerator for deep neural network with novel reconfigurable architecture
    Jia, Han
    Ren, Daming
    Zou, Xuecheng
    IEICE ELECTRONICS EXPRESS, 2021, 18 (04):
  • [5] Convolutional Neural Network Accelerator with Reconfigurable Dataflow
    Oh, Myungwoo
    Lee, Chaeeun
    Lee, Sanghun
    Seo, Youngho
    Kim, Sunwoo
    Wang, Jooho
    Park, Chester Sungchung
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 42 - 43
  • [6] Reconfigurable Neuromorphic Neural Network Architecture
    Sharma, Kapil
    Sarangi, Pradeepta Kumar
    Sharma, Parth
    Nayak, Soumya Ranjan
    Aluvala, Srinivas
    Swain, Santosh Kumar
    APPLIED COMPUTATIONAL INTELLIGENCE AND SOFT COMPUTING, 2024, 2024
  • [7] VSA: Reconfigurable Vectorwise Spiking Neural Network Accelerator
    Lien, Hong-Han
    Hsu, Chung-Wei
    Chang, Tian-Sheuan
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [8] Reconfigurable Neural Network Accelerator and Simulator for Model Implementation
    Nakahara, Yasuhiro
    Kiyama, Masato
    Amagasaki, Motoki
    Zhao, Qian
    Iida, Masahiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105A (03) : 448 - 458
  • [9] Arithmetic Precision Reconfigurable Convolution Neural Network Accelerator
    Shen, En Ho
    Klopp, Jan P.
    Chien, Shao-Yi
    2020 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2020, : 129 - 134
  • [10] GRIP: A Graph Neural Network Accelerator Architecture
    Kiningham, Kevin
    Levis, Philip
    Re, Christopher
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (04) : 914 - 925
12345