A Programmable Vision Chip with Pixel-Neighborhood Level Parallel Processing

被引:0
|
作者
Schmitz, Joseph A. [1 ]
Gharzai, Mahir Kabeer [1 ]
Balkir, Sina [1 ]
Hoffman, Michael W. [1 ]
White, Daniel J. [2 ]
Schemm, Nathan [3 ]
机构
[1] Univ Nebraska, Dept Elect Engn, 209N SEC, Lincoln, NE 68588 USA
[2] Valparaiso Univ, Gellersen Ctr, Valparaiso, IN 46383 USA
[3] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
CMOS IMAGE SENSOR;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel vision chip architecture based on pixel-neighborhood level parallel processing. The architecture consists of neighborhoods of 8 x 8 digital pixel sensors, where each group of 8 x 8 sensors is physically embedded within its own neighborhood processing core on the same focal plane. To that end, a low complexity neighborhood processor architecture along with a general-purpose, 8-bit instruction set has been designed and implemented. This allows program execution to be carried out in parallel on a two-dimensional array of pixel-neighborhood processing cores, allowing for direct scalability in terms of resolution. A prototype vision chip housing an array of 8 x 10 neighborhoods with a 64 x 80 resolution has been designed and fabricated in a 0.13 mu m fabrication process. The single-chip vision system can be programmed to perform a variety of image and video processing tasks. A number of image processing tasks are presented to demonstrate the functionality of pixel-neighborhood level parallelism.
引用
收藏
页码:2125 / 2128
页数:4
相关论文
共 50 条
  • [21] USE OF PROGRAMMABLE PARALLEL HARDWARE FOR INDUSTRIAL VISION
    BOND, AH
    BUXTON, H
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1982, 336 : 133 - 140
  • [22] PROGRAMMABLE PARALLEL PROCESSOR FOR VIDEO PROCESSING
    NISHITANI, T
    TAMITANI, I
    HARASAKI, H
    IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 169 - 172
  • [23] Programmable filter uses parallel processing
    Belousov, A
    EDN, 1996, 41 (11) : 112 - 112
  • [24] Improved ARAM for Paris, an original programmable vision chip
    Nshare, A
    Klein, JO
    Dupret, A
    CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS, 2002, : 347 - 354
  • [25] CHIP ARCHITECTURES FOR PARALLEL PROCESSING
    DETTMER, R
    ELECTRONICS AND POWER, 1985, 31 (03): : 227 - 231
  • [26] Programmable Systems-on-Chip for Information Processing
    Sklyarov, Valery
    Skliarova, Iouilia
    2014 IEEE 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2014, : 297 - 301
  • [27] A programmable, maximal throughput architecture for neighborhood image processing
    Porter, Reid
    Frigo, Jan
    Gokhale, Maya
    Wolinski, Christophe
    Charot, Francois
    Wagner, Charles
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 279 - +
  • [28] PARALLEL PROCESSING FOR COMPUTER VISION
    DELP, EJ
    MUDGE, TN
    SIEGEL, LJ
    SIEGEL, HJ
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1982, 336 : 161 - 167
  • [29] ViP: A Hierarchical Parallel Vision Processor for Hybrid Vision Chip
    Zheng, Xuemin
    Cheng, Li
    Zhao, Mingxin
    Luo, Qian
    Li, Honglong
    Dou, Runjiang
    Yu, Shuangming
    Wu, Nanjian
    Liu, Liyuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2957 - 2961
  • [30] Real Time Low Level Parallel Image Processing For Active Vision Systems
    Tanwer, Ashish
    Singh, Rattandeep
    Reel, Parminder Singh
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 1347 - 1352