A Programmable Vision Chip with Pixel-Neighborhood Level Parallel Processing

被引:0
|
作者
Schmitz, Joseph A. [1 ]
Gharzai, Mahir Kabeer [1 ]
Balkir, Sina [1 ]
Hoffman, Michael W. [1 ]
White, Daniel J. [2 ]
Schemm, Nathan [3 ]
机构
[1] Univ Nebraska, Dept Elect Engn, 209N SEC, Lincoln, NE 68588 USA
[2] Valparaiso Univ, Gellersen Ctr, Valparaiso, IN 46383 USA
[3] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
CMOS IMAGE SENSOR;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel vision chip architecture based on pixel-neighborhood level parallel processing. The architecture consists of neighborhoods of 8 x 8 digital pixel sensors, where each group of 8 x 8 sensors is physically embedded within its own neighborhood processing core on the same focal plane. To that end, a low complexity neighborhood processor architecture along with a general-purpose, 8-bit instruction set has been designed and implemented. This allows program execution to be carried out in parallel on a two-dimensional array of pixel-neighborhood processing cores, allowing for direct scalability in terms of resolution. A prototype vision chip housing an array of 8 x 10 neighborhoods with a 64 x 80 resolution has been designed and fabricated in a 0.13 mu m fabrication process. The single-chip vision system can be programmed to perform a variety of image and video processing tasks. A number of image processing tasks are presented to demonstrate the functionality of pixel-neighborhood level parallelism.
引用
收藏
页码:2125 / 2128
页数:4
相关论文
共 50 条
  • [31] System design for pixel parallel image processing
    Gealow, JC
    Herrmann, FP
    Hsu, LT
    Sodini, CG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (01) : 32 - 41
  • [32] Programmable Data Parallel Accelerator for Mobile Computer Vision
    Nylanden, Teemu
    Kultala, Heikki
    Hautala, Ilkka
    Boutellier, Jani
    Hannuksela, Jari
    Silven, Olli
    2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2015, : 624 - 628
  • [33] A DYNAMICALLY RECONFIGURABLE PARALLEL PIXEL PROCESSING SYSTEM
    Llamocca, Daniel
    Pattichis, Marios
    Vera, Alonzo
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 462 - 466
  • [34] PARALLEL PROGRAMMABLE ARCHITECTURES AND COMPILATION FOR MULTIDIMENSIONAL PROCESSING
    CATTHOOR, F
    MOONEN, M
    MICROPROCESSING AND MICROPROGRAMMING, 1995, 41 (5-6): : 333 - 337
  • [35] A versatile sensor interface for programmable vision systems-on-chip
    Rodríguez-Vázquez, A
    Liñán, G
    Roca, E
    Espejo, S
    Domíinguez-Castro, R
    SENSORS AND CAMERA SYSTEMS FOR SCIENTIFIC, INDUSTRIAL, AND DIGITAL PHOTOGRAPHY APPLICATIONS IV, 2003, 5017 : 38 - 47
  • [36] A Novel Architecture of Local Memory for Programmable SIMD Vision Chip
    Chen, Zhe
    Yang, Jie
    Shi, Cong
    Wu, Nanjian
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [37] Performance evaluation and limitations of a vision system on a reconfigurable/programmable chip
    Fernandez-Perez, Jose
    Sanchez-Fernandez, Francisco J.
    Carmona-Galan, Ricardo
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2007, 13 (03) : 440 - 453
  • [38] Programmable CMOS CNN chip for binary image processing
    Molinar-Solis, JE
    Gómez-Castañeda, F
    Moreno-Cadenas, JA
    2004 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ICEEE), 2004, : 210 - 213
  • [39] Parallel processing in the isoelectric focusing chip
    Zilberstein, GV
    Baskin, EM
    Bukshpan, S
    ELECTROPHORESIS, 2003, 24 (21) : 3735 - 3744
  • [40] THEORY AND APPLICATION OF IMAGE NEIGHBORHOOD PARALLEL PROCESSING
    Su, Guangda
    Liu, Jiongxin
    Shang, Yan
    Chen, Boya
    Chen, Shi
    2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 2313 - 2316