A Programmable Vision Chip with Pixel-Neighborhood Level Parallel Processing

被引:0
|
作者
Schmitz, Joseph A. [1 ]
Gharzai, Mahir Kabeer [1 ]
Balkir, Sina [1 ]
Hoffman, Michael W. [1 ]
White, Daniel J. [2 ]
Schemm, Nathan [3 ]
机构
[1] Univ Nebraska, Dept Elect Engn, 209N SEC, Lincoln, NE 68588 USA
[2] Valparaiso Univ, Gellersen Ctr, Valparaiso, IN 46383 USA
[3] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
CMOS IMAGE SENSOR;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel vision chip architecture based on pixel-neighborhood level parallel processing. The architecture consists of neighborhoods of 8 x 8 digital pixel sensors, where each group of 8 x 8 sensors is physically embedded within its own neighborhood processing core on the same focal plane. To that end, a low complexity neighborhood processor architecture along with a general-purpose, 8-bit instruction set has been designed and implemented. This allows program execution to be carried out in parallel on a two-dimensional array of pixel-neighborhood processing cores, allowing for direct scalability in terms of resolution. A prototype vision chip housing an array of 8 x 10 neighborhoods with a 64 x 80 resolution has been designed and fabricated in a 0.13 mu m fabrication process. The single-chip vision system can be programmed to perform a variety of image and video processing tasks. A number of image processing tasks are presented to demonstrate the functionality of pixel-neighborhood level parallelism.
引用
收藏
页码:2125 / 2128
页数:4
相关论文
共 50 条
  • [1] Live Demonstration: Programmable Vision Chip with Neighborhood Level Parallel Processing
    Gharzai, Mahir Kabeer
    Schmitz, Joseph A.
    Balkir, Sina
    Hoffman, Michael W.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 450 - 450
  • [2] A 1000 frames/s Vision Chip Using Scalable Pixel-Neighborhood-Level Parallel Processing
    Schmitz, Joseph A.
    Gharzai, Mahir K.
    Balkir, Sina
    Hoffman, Michael W.
    White, Daniel J.
    Schemm, Nathan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (02) : 556 - 568
  • [3] Parallel pixel processing using programmable gate arrays
    Budgett, DM
    Tang, PE
    Sharp, JH
    Chatwin, CR
    Young, RCD
    Wang, RK
    Scott, BF
    ELECTRONICS LETTERS, 1996, 32 (17) : 1557 - 1559
  • [4] Pixel-parallel feature detection on vision chip
    Yang, Jie
    Shi, Cong
    Liu, Liyuan
    Liu, Jian
    Wu, Nanjian
    ELECTRONICS LETTERS, 2014, 50 (24) : 1839 - U205
  • [5] A Programmable Vision Chip with High Speed Image Processing
    Dubois, Jerome
    Paindavoine, Michel
    Ginhac, Dominique
    28TH INTERNATIONAL CONGRESS ON HIGH-SPEED IMAGING AND PHOTONICS, 2009, 7126
  • [6] A novel architecture for a massively parallel low level vision processing engine on chip
    Tomasi, Matteo
    Vanegas, Mauricio
    Barranco, Francisco
    Diaz, Javier
    Ros, Eduardo
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 3033 - 3039
  • [7] A Programmable Vision Chip Based on Multiple Levels of Parallel Processors
    Zhang, Wancheng
    Fu, Qiuyu
    Wu, Nan-Jian
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (09) : 2132 - 2147
  • [8] A 1,000 Frames/s Programmable Vision Chip with Variable Resolution and Row-Pixel-Mixed Parallel Image Processors
    Lin, Qingyu
    Miao, Wei
    Zhang, Wancheng
    Fu, Qiuyu
    Wu, Nanjian
    SENSORS, 2009, 9 (08) : 5933 - 5951
  • [9] A CMOS image sensor with programmable pixel-level analog processing
    Massari, N
    Gottardi, M
    Gonzo, L
    Stoppa, D
    Simoni, A
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2005, 16 (06): : 1673 - 1684
  • [10] A Chip-Level Verification Method for Programmable Vision Chip Based on Deep Learning Algorithms
    Zheng, Xuemin
    Zhao, Mingxin
    Luo, Qian
    Yu, Shuangming
    Liu, Liyuan
    Wu, Nanjian
    2020 THE 5TH IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2020), 2020, : 281 - 284