A flash EEPROM cell with self-aligned trench transistor & isolation structure

被引：2

作者：

Nakagawa, K ^{[1
]}

Yoshida, K ^{[1
]}

Masuda, S ^{[1
]}

Yoshino, A ^{[1
]}

Sakai, I ^{[1
]}

机构：

[1] NEC Corp Ltd, Ulsi Device Dev Lab, Sagamihara, Kanagawa 2291198, Japan

来源：

2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2000年

关键词：

D O I：

10.1109/VLSIT.2000.852795

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

For future high-density contactless-NOR-type flash EEPROMs, a new memory cell with self-aligned trench transistor & isolation structure has been proposed, and its feasibility was demonstrated. The short channel effect was suppressed markedly down to the feature size (F) of 0.14 mu m with the tunnel oxide thickness of 9 nm and excellent endurance performance (>10(5) Fowler-Nordheim write/erase cycles) of the memory cell with the area of 0.16 mu m(2) (8F(2), F=0.14 mu m) was realized.

引用

页码：124 / 125

页数：2

共 50 条

[41] TWO-DIMENSIONAL EFFECTS IN THE BIPOLAR POLYSILICON SELF-ALIGNED TRANSISTOR
VERRET, DP
BRIGHTON, JE
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2297 - 2303
[42] Implementation of fully self-aligned bottom-gate MOS transistor
Zhang, SD
Han, RQ
Zhang, ZK
Huang, R
Ko, PK
Chan, MS
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (10) : 618 - 620
[43] A SELF-ALIGNED DUAL-GRATING GAAS PERMEABLE BASE TRANSISTOR
VOJAK, BA
MCCLELLAND, RW
LINCOLN, GA
CALAWA, AR
FLANDERS, DC
GEIS, MW
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (07) : 270 - 272
[44] FULLY SELF-ALIGNED AMORPHOUS-SILICON MOS-TRANSISTOR
OKADA, H
UCHIDA, Y
SUGIURA, O
ZHANG, H
MATSUMURA, M
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (08) : C341 - C341
[45] SICOS HIGH-SPEED SELF-ALIGNED BIPOLAR-TRANSISTOR
NAKAMURA, T
NAKAZATO, K
MIYAZAKI, T
TAKAHASHI, S
OKABE, T
NAGATA, M
JAPAN ANNUAL REVIEWS IN ELECTRONICS COMPUTERS & TELECOMMUNICATIONS, 1984, 13 : 151 - 162
[46] Self-aligned silicon-on-insulator nano flash memory device
Tang, X
Baie, X
Colinge, JP
Crahay, A
Katschmarsyj, B
Scheuren, V
Spôte, D
Reckinger, N
Van de Wiele, F
Bayot, V
SOLID-STATE ELECTRONICS, 2000, 44 (12) : 2259 - 2264
[47] Advanced patterning solutions for Self-Aligned MOS structures in flash memory
Yeh, EK
Howard, BJ
McGarvey, G
Hill, E
Freidjung, I
Lane, M
ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 442 - 445
[48] Self-aligned access gate technology for compact embedded flash memories
Goarin, P
van Schaijk, R
Slotboom, M
Tello, PG
van Duuren, M
Akil, N
Baks, W
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 281 - 284
[49] SUBHALF MICRON ISOLATION METHOD WITH SELF-ALIGNED CHANNEL STOPPER
WAKAMIYA, W
OHNO, Y
KIMURA, H
SATOH, S
MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 639 - 642
[50] Self-aligned μTrench Phase-Change Memory cell architecture for 90nm technology and beyond
Pirovano, A.
Pellizzer, F.
Tortorelli, I.
Harrigan, R.
Magistretti, M.
Petruzza, P.
Varesi, E.
Erbetta, D.
Marangon, T.
Bedeschi, F.
Fackenthal, R.
Atwood, G.
Bez, R.
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 222 - +

← 1 2 3 4 5 →