A flash EEPROM cell with self-aligned trench transistor & isolation structure

被引：2

作者：

Nakagawa, K ^{[1
]}

Yoshida, K ^{[1
]}

Masuda, S ^{[1
]}

Yoshino, A ^{[1
]}

Sakai, I ^{[1
]}

机构：

[1] NEC Corp Ltd, Ulsi Device Dev Lab, Sagamihara, Kanagawa 2291198, Japan

来源：

2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2000年

关键词：

D O I：

10.1109/VLSIT.2000.852795

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

For future high-density contactless-NOR-type flash EEPROMs, a new memory cell with self-aligned trench transistor & isolation structure has been proposed, and its feasibility was demonstrated. The short channel effect was suppressed markedly down to the feature size (F) of 0.14 mu m with the tunnel oxide thickness of 9 nm and excellent endurance performance (>10(5) Fowler-Nordheim write/erase cycles) of the memory cell with the area of 0.16 mu m(2) (8F(2), F=0.14 mu m) was realized.

引用

页码：124 / 125

页数：2

共 50 条

[21] A STUDY OF SELF-ALIGNED CONTACT ETCH OF NOR FLASH
Zheng, Erhu
Zhang, Yiying
Zhang, Haiyang
2015 China Semiconductor Technology International Conference, 2015,
[22] A scalable self-aligned contact NOR flash technology
Wei, M.
Banerjee, R.
Zhang, L.
Masad, A.
Reidy, S.
Ahn, J.
Chao, H.
Lim, C.
Castro, T.
Karpenko, O.
Ru, M.
Fastow, R.
Brand, A.
Guo, X.
Gorman, J.
McMahon, W. J.
Woo, B. J.
Fazio, A.
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 226 - +
[23] A NOVEL SELF-ALIGNED ISOLATION PROCESS FOR VLSI
CHEN, JYT
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1521 - 1527
[24] A CONTACTLESS ONE-TRANSISTOR CELL FOR VLSI FLASH EEPROM
GILL, M
LIN, S
DARRIGO, I
SANTIN, G
LAHIRY, R
LEE, R
MITCHELL, A
PATERSON, J
RIEMENSCHNEIDER, B
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2372 - 2373
[25] A trench lateral power MOSFET using self-aligned trench bottom contact holes
Fujishima, N
Salama, CAT
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 359 - 362
[26] A novel fully self-aligned process for high cell density trench gate power MOSFETs
Tsui, BY
Gan, TC
Wu, MD
Chou, HH
Wu, ZL
Sune, CT
ISPSD '04: PROCEEDINGS OF THE 16TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2004, : 205 - 208
[27] Nanofabrication for Transistor Matrix Produced by Self-Aligned Imprint Lithography
Mei, P.
Almanza-Workman, M.
Chaiken, A.
Cobene, R. L.
Elder, R.
Garcia, Bob
Jackson, W.
Jam, M.
Jeans, A.
Kim, H. J.
Kwon, O.
Luo, H.
Perlov, C.
Taussig, C.
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2010, 10 (11) : 7419 - 7422
[28] DESIGN AND FABRICATION OF THE SELF-ALIGNED OPPOSED GATE SOURCE TRANSISTOR
RAUSCHENBACH, K
LEE, CA
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) : 219 - 225
[29] SELF-ALIGNED SBD GUARD RING AND TRENCH CHANNEL STOP.
El-Kareh, B.
Lasky, J.B.
White, F.R.
IBM technical disclosure bulletin, 1985, 27 (08): : 4843 - 4845
[30] CONTACTLESS ONE-TRANSISTOR CELL FOR VLSI FLASH EEPROM.
Gill, M.
Lin, S.
D'Arrigo, I.
Santin, G.
Lahiry, R.
Lee, R.
Mitchell, A.
Paterson, J.
Riemenschneider, B.
IEEE Transactions on Electron Devices, 1987, ED-34 (11)

← 1 2 3 4 5 →