A flash EEPROM cell with self-aligned trench transistor & isolation structure

被引：2

作者：

Nakagawa, K ^{[1
]}

Yoshida, K ^{[1
]}

Masuda, S ^{[1
]}

Yoshino, A ^{[1
]}

Sakai, I ^{[1
]}

机构：

[1] NEC Corp Ltd, Ulsi Device Dev Lab, Sagamihara, Kanagawa 2291198, Japan

来源：

2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2000年

关键词：

D O I：

10.1109/VLSIT.2000.852795

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

For future high-density contactless-NOR-type flash EEPROMs, a new memory cell with self-aligned trench transistor & isolation structure has been proposed, and its feasibility was demonstrated. The short channel effect was suppressed markedly down to the feature size (F) of 0.14 mu m with the tunnel oxide thickness of 9 nm and excellent endurance performance (>10(5) Fowler-Nordheim write/erase cycles) of the memory cell with the area of 0.16 mu m(2) (8F(2), F=0.14 mu m) was realized.

引用

页码：124 / 125

页数：2

共 50 条

[1] A novel self-aligned shallow trench isolation cell for 90nm 4Gbit NAND flash EEPROM s
Ichige, M. (masayuki.ichige@toshiba.co.jp), 1600, (Institute of Electrical and Electronics Engineers Inc.):
[2] Improvement on the reliability of flash EEPROM by annealing after self-aligned source dry etching
Park, SW
Kim, DJ
Dong, CD
Kwak, NY
Kong, YT
Lee, CH
Lee, SC
Park, SH
Kim, JW
Yang, HS
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2001, 148 (05) : G291 - G296
[3] Flash EEPROM cells using shallow trench isolation
Guillaumot, B
SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, 1996, : 74 - 75
[4] Field-shield trench isolation with self-aligned field oxide
Takase, Akihiro
Kidera, Toshirou
Sunami, Hideo
Takase, A. (akihiro.takase@toshiba.co.jp), 1600, Japan Society of Applied Physics (42): : 2100 - 2105
[5] Self-aligned graphene transistor
Zeng, Rongzhou
Li, Ping
Li, Junhong
Liao, Yongbo
Zhang, Qingwei
Wang, Gang
ELECTRONICS LETTERS, 2017, 53 (24) : 1592 - U38
[6] Field-shield trench isolation with self-aligned field oxide
Takase, A
Kidera, T
Sunami, H
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2100 - 2105
[7] Characteristics of Sub-50 nm NAND Flash Devices with Various Self-Aligned Shallow Trench Isolation Depths
Yan, Chin-Rung
Chen, Jone F.
Lee, Ya-Jui
Huang, Wei-Shiang
Huang, Meng-Ju
Chen, Chih-Yuan
Lin, Ying-Chia
Chang, Kuei-Fen
Chen, Huei-Haurng
JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (11)
[8] Self-Aligned Coupled Nanowire Transistor
Kulmala, Tero S.
Colli, Alan
Fasoli, Andrea
Lombardo, Antonio
Haque, Samiul
Ferrari, Andrea C.
ACS NANO, 2011, 5 (09) : 6910 - 6915
[9] A SELF-ALIGNED BIPOLAR-TRANSISTOR
BHATIA, H
BARSON, F
CHU, S
KEMLAGE, B
MAUER, J
RISEMAN, J
SRINIVASAN, G
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (08) : C326 - C327
[10] A HIGH-PERFORMANCE SELF-ALIGNED UMOSFET WITH A VERTICAL TRENCH CONTACT STRUCTURE
MATSUMOTO, S
OHNO, T
ISHII, H
YOSHINO, H
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (05) : 814 - 818

← 1 2 3 4 5 →