A pulsed neural network with on-chip learning and its practical applications

被引:27
|
作者
Zhuang, Hualiang [1 ]
Low, Kay-Soon
Yau, Wei-Yun
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] Inst Infocomm Res, Singapore, Singapore
关键词
field programmable gate array (FPGA); linear motors; pulsed neural network; radial basis function (RBF) neural network;
D O I
10.1109/TIE.2006.888684
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a new model for the pulsed neural network. In this model, the information is coded in terms of firing times of pulses that are generated by the neuron. The pulses transmit through the network and excite the dynamics of the neuron. Their synchronism is utilized to design the architecture of the neural network such that it acts as a radial basis function (RBF) network. A new network-learning algorithm is also developed for this pulsed RBF network. The RBF neurons are generated based on the feature of the training data, and the synaptic delays can be adjusted to distribute these RBF neurons in the training data space. The pulse neural network has been implemented compactly with multiplierless approach for both the forward computation and learning algorithm with a field programmable gate array board. As an application demonstration, it is extended to a nonlinear look-up table and applied to estimate the friction occurs in a precision linear stage.
引用
收藏
页码:34 / 42
页数:9
相关论文
共 50 条
  • [41] Local cluster neural network on-chip training
    Zhang, Liang
    Sitte, Joaquin
    [J]. 2006 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORK PROCEEDINGS, VOLS 1-10, 2006, : 29 - +
  • [42] The CMOS design of robust neural chip with the on-chip learning capability
    Wu, CY
    Liu, RY
    Jou, IC
    ShyhJYE, FJ
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 426 - 429
  • [43] On-chip learning for a scalable hybrid neural architecture
    Alhalabi, BA
    Bayoumi, MA
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 677 - 680
  • [44] Qubit inspired neural network towards its practical applications
    Mori, Katsuhiro
    Isokawa, Teijiro
    Kouda, Noriaki
    Matsui, Nobuyuki
    Nishimura, Haruhiko
    [J]. 2006 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORK PROCEEDINGS, VOLS 1-10, 2006, : 224 - 229
  • [45] A Dual-Mode Weight Storage Analog Neural Network Platform for On-Chip Applications
    Maliuk, Dzmitry
    Makris, Yiorgos
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [46] Mixed analogue-digital artificial-neural-network architecture with on-chip learning
    Schmid, A
    Leblebici, Y
    Mlynek, D
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (06): : 345 - 349
  • [47] Securing On-Chip Learning: Navigating Vulnerabilities and Potential Safeguards in Spiking Neural Network Architectures
    Nazari, Najmeh
    Gubbi, Kevin Immanuel
    Latibari, Banafsheh Saber
    Chowdhury, Muhtasim Alam
    Fang, Chongzhou
    Sasan, Avesta
    Rafatirad, Setareh
    Homayoun, Houman
    Salehi, Soheil
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [48] A new mixed-signal feed-forward neural network with on-chip learning
    Mirhassani, M
    Ahmadi, M
    Miller, WC
    [J]. 2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 1729 - 1734
  • [49] AN ALL-ANALOG EXPANDABLE NEURAL-NETWORK LSI WITH ON-CHIP BACKPROPAGATION LEARNING
    MORIE, T
    AMEMIYA, Y
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (09) : 1086 - 1093
  • [50] Fully parallel on-chip learning hardware neural network for real-time control
    Liu, J
    Brooke, M
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 371 - 374