A pulsed neural network with on-chip learning and its practical applications

被引:27
|
作者
Zhuang, Hualiang [1 ]
Low, Kay-Soon
Yau, Wei-Yun
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] Inst Infocomm Res, Singapore, Singapore
关键词
field programmable gate array (FPGA); linear motors; pulsed neural network; radial basis function (RBF) neural network;
D O I
10.1109/TIE.2006.888684
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a new model for the pulsed neural network. In this model, the information is coded in terms of firing times of pulses that are generated by the neuron. The pulses transmit through the network and excite the dynamics of the neuron. Their synchronism is utilized to design the architecture of the neural network such that it acts as a radial basis function (RBF) network. A new network-learning algorithm is also developed for this pulsed RBF network. The RBF neurons are generated based on the feature of the training data, and the synaptic delays can be adjusted to distribute these RBF neurons in the training data space. The pulse neural network has been implemented compactly with multiplierless approach for both the forward computation and learning algorithm with a field programmable gate array board. As an application demonstration, it is extended to a nonlinear look-up table and applied to estimate the friction occurs in a precision linear stage.
引用
收藏
页码:34 / 42
页数:9
相关论文
共 50 条
  • [1] An on-chip learning neural network
    Bo, GM
    Caviglia, DD
    Valle, M
    [J]. IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 66 - 71
  • [2] On-chip learning in pulsed silicon neural networks
    Lehmann, T
    Woodburn, R
    Murray, AF
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 693 - 696
  • [3] An expandable on-chip BP learning neural network chip
    Lu, C
    Shi, BX
    Chen, L
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (05) : 331 - 340
  • [4] Implementation of a neuro-fuzzy network with on-chip learning and its applications
    Lin, Cheng-Jian
    Lee, Chi-Yung
    [J]. EXPERT SYSTEMS WITH APPLICATIONS, 2011, 38 (01) : 673 - 681
  • [5] LVQ Neural Network SoC Adaptable to Different On-Chip Learning and Recognition Applications
    An, Fengwei
    Akazawa, Toshinobu
    Yamazaki, Shogo
    Chen, Lei
    Mattausch, Hans Juergen
    [J]. 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 623 - 626
  • [6] Biologically-inspired on-chip learning in pulsed neural networks
    Lehmann, T
    Woodburn, R
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (2-3) : 117 - 131
  • [7] Biologically-Inspired On-Chip Learning in Pulsed Neural Networks
    Torsten Lehmann
    Robin Woodburn
    [J]. Analog Integrated Circuits and Signal Processing, 1999, 18 : 117 - 131
  • [8] An Analog Probabilistic Spiking Neural Network with On-Chip Learning
    Hsieh, Hung-Yi
    Li, Pin-Yi
    Tang, Kea-Tiong
    [J]. NEURAL INFORMATION PROCESSING (ICONIP 2017), PT VI, 2017, 10639 : 777 - 785
  • [9] An Embedded Probabilistic Neural Network with On-chip Learning Capability
    Wang, Jen-Huo
    Tang, Kea-Tiong
    Chen, Hsin
    [J]. 2013 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2013, : 29 - 32
  • [10] An analog VLSI neural network with on-chip perturbation learning
    Montalvo, AJ
    Gyurcsik, RS
    Paulos, JJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 535 - 543