An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop

被引:3
|
作者
Namgoong, Won [1 ]
机构
[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA
基金
美国国家科学基金会;
关键词
Digital phase-locked loop; digitally controlled oscillator; Kalman filter; supply noise;
D O I
10.1109/TVLSI.2015.2426878
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With increased levels of integration in modern system-on-chips, the coupling of supply noise in a phase-locked loop (PLL) has become the dominant source of performance degradation in many systems. In this paper, an all-digital approach to canceling the effects of supply noise is presented. By sensing the supply noise using an analog-to-digital converter (ADC), an observer-controller loop filter jointly processes the ADC and phase detector outputs to determine the oscillator control signals that minimize the output jitter. The proposed digital PLL is shown to be significantly more robust to supply noise compared with a conventional PLL.
引用
收藏
页码:1025 / 1035
页数:11
相关论文
共 50 条
  • [31] A Fully Synthesizable All-Digital Phase-Locked Loop with Parametrized and Portable Architecture
    Khalirbaginov, Rustam
    PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 1987 - 1990
  • [32] An all-digital phase-locked loop with high-resolution for SoC applications
    Sheng, Duo
    Chung, Ching-Che
    Lee, Chen-Yi
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 207 - +
  • [33] An all-digital phase-locked loop (ADPLL)-based clock recovery circuit
    Hsu, TY
    Shieh, BJ
    Lee, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) : 1063 - 1073
  • [34] A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector
    Jang, Taekwang
    Jeong, Seokhyeon
    Jeon, Dongsuk
    Choo, Kyojin David
    Sylvester, Dennis
    Blaauw, David
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) : 50 - 65
  • [35] All-Digital Phase-Locked Loop in Single Flux Quantum Circuit Technology
    Cong, Haolin
    Pedram, Massoud
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (03)
  • [36] Design and analysis of adaptive-bandwidth all-digital phase-locked loop
    Chau, Yawgeng A.
    Chen, Chen-Feng
    Tsai, Kwn-Dai
    2007 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, VOLS 1 AND 2, 2007, : 5 - 8
  • [37] Design and analysis of all-digital full-hardware phase-locked loop
    Liu, Yajing
    Fan, Yu
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2015, 30 (02): : 172 - 179
  • [39] A Novel All-Digital Phase-Locked Loop With Ultra Fast Frequency and Phase Acquisition
    Zhao, Jun
    Kim, Yong-Bin
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 487 - 490
  • [40] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
    GARODNICK, J
    GRECO, J
    SCHILLING, DL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764