An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop

被引:3
|
作者
Namgoong, Won [1 ]
机构
[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA
基金
美国国家科学基金会;
关键词
Digital phase-locked loop; digitally controlled oscillator; Kalman filter; supply noise;
D O I
10.1109/TVLSI.2015.2426878
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With increased levels of integration in modern system-on-chips, the coupling of supply noise in a phase-locked loop (PLL) has become the dominant source of performance degradation in many systems. In this paper, an all-digital approach to canceling the effects of supply noise is presented. By sensing the supply noise using an analog-to-digital converter (ADC), an observer-controller loop filter jointly processes the ADC and phase detector outputs to determine the oscillator control signals that minimize the output jitter. The proposed digital PLL is shown to be significantly more robust to supply noise compared with a conventional PLL.
引用
收藏
页码:1025 / 1035
页数:11
相关论文
共 50 条
  • [21] All-Digital Phase-Locked Loop with an Adaptive Bandwidth Design Procedure
    Chau, Yawgeng A.
    Chen, Chen-Feng
    2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 89 - 92
  • [22] Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model
    Koskin, Eugene
    Bisiaux, Pierre
    Galayko, Dimitri
    Blokhina, Elena
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 77 - 81
  • [23] An FPGA-Based Linear All-Digital Phase-Locked Loop
    Kumm, Martin
    Klingbeil, Harald
    Zipf, Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2487 - 2497
  • [24] An All-Digital Optical Phase-Locked Loop Suitable for Satellite Downlinks
    Panasiewicz, Jognes
    Arab, Nisrine
    Destic, Fabien
    Pacheco, Gefeson M.
    Rissons, Angelique
    PHOTONICS, 2023, 10 (12)
  • [25] An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking
    Chuang, Yun-Chen
    Tsai, Sung-Lin
    Liu, Cheng-En
    Lin, Tsung-Hsien
    2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 297 - 300
  • [26] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
    Hsu, Hsuan-Jung
    Huang, Shi-Yu
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
  • [27] Quantization Noise Analysis of Time-to-Digital-Converter-Based All-Digital Phase-Locked Loop and Frequency Discriminators
    Park, Sungkyung
    Park, Chester Sungchung
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (11)
  • [28] An All-Digital Phase-Locked Loop with a Multi-Delay-Switching TDC
    Su, Chung-Cheng
    Lin, Cheng-Chung
    Hung, Chung-Chih
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [29] A new all-digital phase-locked loop with high precision and low jitter
    Chow, Hwang-Cherng
    Su, Chung-Hsin
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (12) : 1241 - 1249
  • [30] An all-digital phase-locked loop for high-speed clock generation
    Chung, CC
    Lee, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 347 - 351