共 50 条
- [21] All-Digital Phase-Locked Loop with an Adaptive Bandwidth Design Procedure 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 89 - 92
- [25] An All-Digital Phase-Locked Loop with Dynamic Phase Control for Fast Locking 2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 297 - 300
- [26] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
- [28] An All-Digital Phase-Locked Loop with a Multi-Delay-Switching TDC 2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,