A charge-based capacitance model for double-gate hetero-gate-dielectric tunnel FET

被引:3
|
作者
Kaur, Sarabjeet [1 ]
Raman, Ashish [1 ]
Sarin, Rakesh Kumar [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol, ECE Dept, VLSI Design Lab, Jalandhar, Punjab, India
关键词
Capacitance model; Charge model; Hetero-gate-dielectric; Tunnel field effect transistor (TFET);
D O I
10.1016/j.spmi.2020.106748
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, a charge-based capacitance model has been proposed for a double-gate (DG) heterogate-dielectric tunnel FET (HGD-TFET). By solving the Poisson equation, the surface potential model is developed. The developed potential model is then used for developing the terminal capacitance model and drain current model. The device is working under enhancement-mode as the channel region is considered to be n-type doped. For developing the charge model, accumulated charges and ionized impurity charges are included in the channel charge equation. The developed model can capture the impact of V-G = 0 V and V-D = 0 V. The model can also successfully capture the scaling issues and gate dielectric variation. To ensure the performance of the developed model, the results are validated with TCAD simulation results and a good agreement is achieved between them. Since, high-k gate dielectric and low-k gate dielectric are used in a single structure, it combines the merit of both and hence, results in the performance improvement.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] Double Metal Double Gate Hetero-oxide Tunnel FET: An Analytical Model
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    [J]. Silicon, 2022, 14 : 7017 - 7024
  • [22] A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs
    Garcia Ruiz, Francisco J.
    Maria Tienda-Luna, Isabel
    Godoy, Andres
    Donetti, Luca
    Gamiz, Francisco
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2477 - 2483
  • [23] Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors
    Cerdeira, A.
    Estrada, M.
    Iniguez, B.
    Trevisoli, R. D.
    Doria, R. T.
    de Souza, M.
    Pavanello, M. A.
    [J]. SOLID-STATE ELECTRONICS, 2013, 85 : 59 - 63
  • [24] Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors
    Sallese, Jean-Michel
    Chevillon, Nicolas
    Lallement, Christophe
    Iniguez, Benjamin
    Pregaldiny, Fabien
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2628 - 2637
  • [25] Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping
    Ahish, Shylendra
    Sharma, Dheeraj
    Kumar, Yernad Balachandra Nithin
    Vasantha, Moodabettu Harishchandra
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 288 - 295
  • [26] Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect
    Rassekh, Amin
    Sallese, Jean-Michel
    Jazaeri, Farzan
    Fathipour, Morteza
    Ionescu, Adrian M.
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 939 - 947
  • [27] Simulation-based study of negative capacitance double-gate junctionless transistors with ferroelectric gate dielectric
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    [J]. SOLID-STATE ELECTRONICS, 2016, 126 : 130 - 135
  • [28] Effect of High-k Material on Gate Threshold Voltage for Double-Gate Tunnel FET
    Li, Yuchen
    Zhang, Heming
    Hu, Huiyong
    Zhang, Yuming
    Wang, Bin
    Zhou, Chunyu
    Lou, Yongle
    [J]. APPLIED MECHANICS AND MATERIALS I, PTS 1-3, 2013, 275-277 : 1984 - 1987
  • [29] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Noor, Samantha Lubaba
    Safa, Samia
    Khan, Md. Ziaur Rahman
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 763 - 769
  • [30] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Samantha Lubaba Noor
    Samia Safa
    Md. Ziaur Rahman Khan
    [J]. Journal of Computational Electronics, 2016, 15 : 763 - 769