A charge-based capacitance model for double-gate hetero-gate-dielectric tunnel FET

被引:3
|
作者
Kaur, Sarabjeet [1 ]
Raman, Ashish [1 ]
Sarin, Rakesh Kumar [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol, ECE Dept, VLSI Design Lab, Jalandhar, Punjab, India
关键词
Capacitance model; Charge model; Hetero-gate-dielectric; Tunnel field effect transistor (TFET);
D O I
10.1016/j.spmi.2020.106748
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, a charge-based capacitance model has been proposed for a double-gate (DG) heterogate-dielectric tunnel FET (HGD-TFET). By solving the Poisson equation, the surface potential model is developed. The developed potential model is then used for developing the terminal capacitance model and drain current model. The device is working under enhancement-mode as the channel region is considered to be n-type doped. For developing the charge model, accumulated charges and ionized impurity charges are included in the channel charge equation. The developed model can capture the impact of V-G = 0 V and V-D = 0 V. The model can also successfully capture the scaling issues and gate dielectric variation. To ensure the performance of the developed model, the results are validated with TCAD simulation results and a good agreement is achieved between them. Since, high-k gate dielectric and low-k gate dielectric are used in a single structure, it combines the merit of both and hence, results in the performance improvement.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] Compact Model for Double-Gate Tunnel FETs With Gate-Drain Underlap
    Xu, Peng
    Lou, Haijun
    Zhang, Lining
    Yu, Zhonghua
    Lin, Xinnan
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 5242 - 5248
  • [42] Analytical Model for Junctionless Double-Gate FET in Subthreshold Region
    Shin, Yong Hyeon
    Weon, Sungwoo
    Hong, Daesik
    Yun, Ilgu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1433 - 1440
  • [43] A Compact Model for Double-Gate Heterojunction Tunnel FETs
    Dong, Yunpeng
    Zhang, Lining
    Li, Xiangbin
    Lin, Xinnan
    Chan, Mansun
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (11) : 4506 - 4513
  • [44] Explicit analytical charge and capacitance models of undoped double-gate MOSFETs
    Moldovan, Oana
    Jimenez, David
    Guitart, Jaurne Roig
    Chaves, Ferney A.
    Iniguez, Benjamin
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1718 - 1724
  • [45] Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs
    Taur, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2861 - 2869
  • [46] Drain Source-Engineered Double-Gate Tunnel FET for Improved Performance
    Kaur A.
    Saini G.
    [J]. Journal of Electronic Materials, 2024, 53 (07) : 3901 - 3913
  • [47] Hetero-Gate-Dielectric Tunneling Field-Effect Transistors
    Choi, Woo Young
    Lee, Woojun
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) : 2317 - 2319
  • [48] Fringe-fields-modulated double-gate tunnel-FET biosensor
    Cherik, Iman Chahardah
    Mohammadi, Saeed
    [J]. SCIENTIFIC REPORTS, 2024, 14 (01)
  • [49] Comparative Analysis of Noise Behavior of Highly Doped Double Pocket Double-Gate and Single-Gate Negative Capacitance FET
    Malvika, Jagritee
    Talukdar, Jagritee
    Kumar, Vivek
    Choudhuri, Bijit
    Mummaneni, Kavicharan
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (09) : 6203 - 6215
  • [50] Drain Source-Engineered Double-Gate Tunnel FET for Improved Performance
    Kaur, Arashpreet
    Saini, Gaurav
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2024,