A Latency Simulator for Many-core Systems

被引:0
|
作者
Kumar, Sunil [1 ]
Cucinotta, Tommaso [2 ]
Lipari, Giuseppe [2 ]
机构
[1] LNM Inst Informat Technol, Jaipur, Rajasthan, India
[2] Scuola Super Sant Anna, Pisa, Italy
关键词
Simulation; Many-Core Architecture; Interconnect; Network-on-a-Chip; Latency; MODEL; NETWORKS; CHIP;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we present MCoreSim, an open-source simulation framework for massively parallel and many-core computing systems based on OMNeT++. The simulator supports tile-based architectures with distributed memory and mesh based interconnects. Its primary purpose is to allow for investigations on the impact of the heterogeneous in-chip communication latencies, as arising due to the network-on-a-chip structure of future and emerging many-core processors, on the performance of the hosted applications. We plan to use MCoreSim to study the variety of possible choices in realizing a suitable software stack for these systems, especially in terms of the choices at the kernel design level.
引用
收藏
页码:151 / 158
页数:8
相关论文
共 50 条
  • [41] Accelerating Dynamic Itemset Counting on Intel Many-core Systems
    Zymbler, Mikhail
    2017 40TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2017, : 1343 - 1348
  • [42] Time Series Discord Discovery on Intel Many-Core Systems
    Zymbler, Mikhail
    Polyakov, Andrey
    Kipnis, Mikhail
    PARALLEL COMPUTATIONAL TECHNOLOGIES, PCT 2019, 2019, 1063 : 168 - 182
  • [43] Cycle Accurate Power and Performance Simulator for Design Space Exploration on a Many-Core Platform
    Lee, Seung Eun
    ADVANCES IN COMPUTER SCIENCE, ENVIRONMENT, ECOINFORMATICS, AND EDUCATION, PT II, 2011, 215 : 169 - 175
  • [44] A Many-core Parallelizing Processor
    Porada, Katarzyna
    2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 875 - 877
  • [45] On the parallelization of Hirschberg's algorithm for multi-core and many-core systems
    Joao, Mario, Jr.
    Sena, Alexandre C.
    Rebello, Vinod E. F.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (18):
  • [46] Dark Silicon Aware Resource Management for Many-Core Systems
    Khdr, Heba
    Pagani, Santiago
    Shafique, Muhammad
    Henkel, Joerg
    DARK SILICON AND FUTURE ON-CHIP SYSTEMS, 2018, 110 : 127 - 170
  • [47] Optimizing the Linear Fascicle Evaluation Algorithm for Many-Core Systems
    Aggarwal, Karan
    Bondhugula, Uday
    INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), 2019, : 425 - 437
  • [48] Distributed Task Migration for Thermal Management in Many-core Systems
    Ge, Yang
    Malani, Parth
    Qiu, Qinru
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 579 - 584
  • [49] Profit: Priority and Power/Performance Optimization for Many-Core Systems
    Chen, Zhuo
    Stamoulis, Dimitrios
    Marculescu, Diana
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2064 - 2075
  • [50] Chip Temperature Optimization for Dark Silicon Many-Core Systems
    Li, Mengquan
    Liu, Weichen
    Yang, Lei
    Chen, Peng
    Chen, Chao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (05) : 941 - 953