A Latency Simulator for Many-core Systems

被引:0
|
作者
Kumar, Sunil [1 ]
Cucinotta, Tommaso [2 ]
Lipari, Giuseppe [2 ]
机构
[1] LNM Inst Informat Technol, Jaipur, Rajasthan, India
[2] Scuola Super Sant Anna, Pisa, Italy
关键词
Simulation; Many-Core Architecture; Interconnect; Network-on-a-Chip; Latency; MODEL; NETWORKS; CHIP;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we present MCoreSim, an open-source simulation framework for massively parallel and many-core computing systems based on OMNeT++. The simulator supports tile-based architectures with distributed memory and mesh based interconnects. Its primary purpose is to allow for investigations on the impact of the heterogeneous in-chip communication latencies, as arising due to the network-on-a-chip structure of future and emerging many-core processors, on the performance of the hosted applications. We plan to use MCoreSim to study the variety of possible choices in realizing a suitable software stack for these systems, especially in terms of the choices at the kernel design level.
引用
收藏
页码:151 / 158
页数:8
相关论文
共 50 条
  • [31] Many-Core Event Evaluation
    Marvie, Jean-Eudes
    Hirtzlin, Patrice
    Gautron, Pascal
    WEB3D 2013: 18TH INTERNATIONAL CONFERENCE ON 3D WEB TECHNOLOGY, 2013, : 181 - 189
  • [32] MPI hardware framework for many-core based embedded systems
    Mendonca Pereira, Rodrigo Vinicius
    Seman, Laio Oriel
    Berejuck, Marcelo Daniel
    de Melo, Douglas Rossi
    Morales, Analucia Schiaffino
    Bezerra, Eduardo Augusto
    INTERNATIONAL JOURNAL OF SENSOR NETWORKS, 2021, 35 (01) : 42 - 56
  • [33] Discovery of Time Series Motifs on Intel Many-Core Systems
    M. L. Zymbler
    Ya. A. Kraeva
    Lobachevskii Journal of Mathematics, 2019, 40 : 2124 - 2132
  • [34] Fast power and energy management for future many-core systems
    Liu Y.
    Cox G.
    Deng Q.
    Draper S.C.
    Bianchini R.
    ACM Transactions on Modeling and Performance Evaluation of Computing Systems, 2017, 2 (03)
  • [35] Hierarchical energy monitoring for task mapping in many-core systems
    Castilhos, Guilherme
    Mandelli, Marcelo
    Ost, Luciano
    Moraes, Fernando Gehm
    JOURNAL OF SYSTEMS ARCHITECTURE, 2016, 63 : 80 - 92
  • [36] Teaching Many-Core Programming
    Tsiopoulos, Leonidas
    Johkio, Fareed Ahmed
    Georgakarakos, Georgios
    Dahlin, Andreas
    Lilius, Johan
    10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 7 - 10
  • [37] Many-Core Compiler Fuzzing
    Lidbury, Christopher
    Lascu, Andrei
    Chong, Nathan
    Donaldson, Alastair F.
    ACM SIGPLAN NOTICES, 2015, 50 (06) : 65 - 76
  • [38] Runtime Task Mapping for Lifetime Budgeting in Many-Core Systems
    Wang, Liang
    Wang, Xiaohang
    Leung, Ho-fung
    Mak, Terrence
    2017 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2017,
  • [39] Fault-tolerance at the Management Level in Many-core Systems
    Fochi, Vinicius
    Caimi, Luciano L.
    da Silva, Marcelo H.
    Moraes, Fernando Gehm
    2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
  • [40] Activation of Secure Zones in Many-core Systems with Dynamic Rerouting
    Caimi, Luciano L.
    Fochi, Vinicius
    Wachter, Eduardo
    Munhoz, Daniel
    Moraes, Fernando G.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 144 - 147