Realization of multi-level partial response modem in reconfigurable logic

被引：0

作者：

Pienaar, JF ^{[1
]}

Linde, LP ^{[1
]}

Marx, FE ^{[1
]}

机构：

[1] Univ Pretoria, Dept Elect Elect & Comp Engn, Pretoria, South Africa

来源：

2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA | 2002年

关键词：

D O I：

10.1109/AFRCON.2002.1146827

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Hardware realization is an important issue in communications system design. The use of high density reconfigurable logic instead of traditional DSP based solutions is investigated. The case of a multi-level partial response modem is discussed in this paper. The practical logic structures of the internal modem components including equalizer, Viterbi decoder and FIR filters are presented. Results of the hardware implementation are also presented.

引用

页码：167 / 172

页数：6

共 50 条

[1] Multi-level decision making in reconfigurable machining systems using fuzzy logic
Mpofu, K.
Tlale, N. S.
[J]. JOURNAL OF MANUFACTURING SYSTEMS, 2012, 31 (02) : 103 - 112
[2] Multi-track recording utilizing multi-level partial response
Muraoka, H
Satoh, Y
Nakamura, Y
[J]. JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 1997, 176 (01) : 73 - 77
[3] Multi-level reconfigurable architectures in the switch model
Lange, Sebastian
Middendorf, Martin
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (2-3) : 103 - 115
[4] Design aspects of multi-level reconfigurable architectures
Lange, Sebastian
Middendorf, Martin
[J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 51 (01): : 23 - 37
[5] Design Aspects of Multi-level Reconfigurable Architectures
Sebastian Lange
Martin Middendorf
[J]. Journal of Signal Processing Systems, 2008, 51 : 23 - 37
[6] LOGIC DECOMPOSITION ALGORITHMS FOR THE TIMING OPTIMIZATION OF MULTI-LEVEL LOGIC
PAULIN, PG
POIROT, FJ
[J]. PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 329 - 333
[7] FAST 2-LEVEL LOGIC MINIMIZERS FOR MULTI-LEVEL LOGIC SYNTHESIS
SAVOJ, H
MALIK, AA
BRAYTON, RK
[J]. 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 544 - 547
[8] Multi-level Logic Benchmarks: An Exactness Study
Amaru, Luca
Soeken, Mathias
Haaswijk, Winston
Testa, Eleonora
Vuillod, Patrick
Luo, Jiong
Gaillardon, Pierre-Emmanuel
De Micheli, Giovanni
[J]. 2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 157 - 162
[9] Multi-level implementation of delay - Insensitive logic
Lemberski, I
Kim, K
[J]. TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : B187 - B190
[10] SIMPLE MULTI-LEVEL LOGIC CIRCUIT DESIGN
ALEKSAND.I
[J]. RADIO AND ELECTRONIC ENGINEER, 1969, 38 (01): : 28 - &

← 1 2 3 4 5 →