Temperature dependence of analogue/RF performance, linearity and harmonic distortion for dual-material gate-oxide-stack double-gate TFET

被引:5
|
作者
Kumar, Satyendra [1 ]
机构
[1] Jaypee Inst Informat Technol, Dept Elect & Commun Engn, Noida, Uttar Pradesh, India
关键词
FIELD-EFFECT TRANSISTORS; INTERFACE-TRAP CHARGES; TUNNEL FET; ANALOG/RF; SUPPRESSION; MOSFETS; IMPACT;
D O I
10.1049/cds2.12049
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents an investigation report of the effects of temperature variation in the range of 300 to 480 K on electrical performance parameters of conventional dual-material double-gate tunnel field effect transistor (DMDG-TFET) and dual-material gate-oxide-stack double-gate tunnel field effect transistor (DMGOSDG-TFET). This report shows an analysis and comparison of the impacts of operating temperature variation on both the devices in terms of DC, analogue/RF, linearity and harmonic distortion parameters with the help of simulation results obtained using a numerical device simulator. It could be stated that DMGOSDG-TFET is more insensitive with respect to temperature variation in terms of DC, analogue/RF and linearity performances as compared to conventional DMDG-TFET. Moreover, in terms of harmonic distortion characteristics DMGOSDG-TFET is found to be more stable with temperature variation as compared to DMDG-TFET.
引用
收藏
页码:540 / 552
页数:13
相关论文
共 50 条
  • [41] Influence of localized Interface Charges on Drain Current of Dual-Material Double-Gate Tunnel FETs
    Kumar, Sanjay
    Baral, Kamlaksha
    Chander, Sweta
    Singh, P. K.
    Singh, Kunal
    Jit, Satyabrata
    [J]. 2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [42] Performance Analysis of a Front High-K Gate Stack Dual-Material Tri-gate SON MOSFET
    Banerjee, Pritha
    Sarkar, Anup
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    [J]. ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 69 - 77
  • [43] Insights into temperature influence on analog/RF and linearity performance of a Si/Ge heterojunction asymmetric double gate dopingless TFET
    Suruchi Sharma
    Rikmantra Basu
    Baljit Kaur
    [J]. Applied Physics A, 2021, 127
  • [44] Insights into temperature influence on analog/RF and linearity performance of a Si/Ge heterojunction asymmetric double gate dopingless TFET
    Sharma, Suruchi
    Basu, Rikmantra
    Kaur, Baljit
    [J]. APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (05):
  • [45] Nonequilibrium Green's function treatment of a new nanoscale dual-material double-gate MOSFET
    Arefinia, Zahra
    [J]. PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2011, 43 (05): : 1105 - 1110
  • [46] Novel Technique Of Source And Drain Engineering For Dual-Material Double-Gate (DMDG) SOI MOSFETS
    Yadav, Himanshu
    Malviya, Abhishek Kumar
    Chauhan, R. K.
    [J]. INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, MATERIALS AND APPLIED SCIENCE, 2018, 1952
  • [47] Temperature dependence Performance Assessment of III-V / Si Heterojunction based Dual Material Stacked Gate Oxide TFET
    Dharmender
    Yadav, Piyush
    Varshney, Rajat
    [J]. 2022 5TH INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2022,
  • [48] Dual Material Gate Oxide Stack Symmetric Double Gate MOSFET: Improving Short Channel Effects of Nanoscale Double Gate MOSFET
    Razavi, Pedram
    Orouji, Ali A.
    [J]. BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 83 - 86
  • [49] Drain Current Modelling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance
    Basak, Arighna
    Sarkar, Angsuman
    [J]. SILICON, 2022, 14 (01) : 75 - 86
  • [50] A novel analytical approach to optimize the work functions of dual-material double-gate Tunneling-FETs
    Meshkin, Reza
    Ziabari, Seyed Ali Sedigh
    Jordehi, Ahmad Rezaee
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2019, 126 : 63 - 71