Temperature dependence of analogue/RF performance, linearity and harmonic distortion for dual-material gate-oxide-stack double-gate TFET

被引:5
|
作者
Kumar, Satyendra [1 ]
机构
[1] Jaypee Inst Informat Technol, Dept Elect & Commun Engn, Noida, Uttar Pradesh, India
关键词
FIELD-EFFECT TRANSISTORS; INTERFACE-TRAP CHARGES; TUNNEL FET; ANALOG/RF; SUPPRESSION; MOSFETS; IMPACT;
D O I
10.1049/cds2.12049
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents an investigation report of the effects of temperature variation in the range of 300 to 480 K on electrical performance parameters of conventional dual-material double-gate tunnel field effect transistor (DMDG-TFET) and dual-material gate-oxide-stack double-gate tunnel field effect transistor (DMGOSDG-TFET). This report shows an analysis and comparison of the impacts of operating temperature variation on both the devices in terms of DC, analogue/RF, linearity and harmonic distortion parameters with the help of simulation results obtained using a numerical device simulator. It could be stated that DMGOSDG-TFET is more insensitive with respect to temperature variation in terms of DC, analogue/RF and linearity performances as compared to conventional DMDG-TFET. Moreover, in terms of harmonic distortion characteristics DMGOSDG-TFET is found to be more stable with temperature variation as compared to DMDG-TFET.
引用
收藏
页码:540 / 552
页数:13
相关论文
共 50 条
  • [1] Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET
    Priyanka Verma
    Kaushal Nigam
    Satyendra Kumar
    [J]. Applied Physics A, 2022, 128
  • [2] Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET
    Verma, Priyanka
    Nigam, Kaushal
    Kumar, Satyendra
    [J]. APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2022, 128 (11):
  • [3] Impact of Interface Trap Charges on Analog/RF and Linearity Performances of Dual-Material Gate-Oxide-Stack Double-Gate TFET
    Singh, Km. Sucheta
    Kumar, Satyendra
    Nigam, Kaushal
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (02) : 404 - 412
  • [4] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Kumar, Satyendra
    Singh, Km. Sucheta
    Nigam, Kaushal
    Tikkiwal, Vinay Anand
    Chandan, Bandi Venkata
    [J]. APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2019, 125 (05):
  • [5] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Satyendra Kumar
    Km. Sucheta Singh
    Kaushal Nigam
    Vinay Anand Tikkiwal
    Bandi Venkata Chandan
    [J]. Applied Physics A, 2019, 125
  • [6] Design and Investigation of Dielectrically Modulated Dual-Material Gate-Oxide-Stack Double-Gate TFET for Label-Free Detection of Biomolecules
    Singh, Km Sucheta
    Kumar, Satyendra
    Nigam, Kaushal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (11) : 5784 - 5791
  • [7] Vertical Tunneling Based Dual-material Double-gate TFET
    Singh, Km Sucheta
    Kumar, Satyendra
    Nigam, Kaushal
    [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, AND INTELLIGENT SYSTEMS (ICCCIS), 2021, : 900 - 904
  • [8] Performance Assessment of GaAs Pocket-Doped Dual-Material Gate-Oxide-Stack DG-TFET at Device and Circuit Level
    Singh, Km. Sucheta
    Kumar, Satyendra
    Chaturvedi, Saurabh
    Tyagi, Kapil Dev
    Tyagi, Vaibhav Bhushan
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2024, 2024
  • [9] Subthreshold behavior models for nanoscale junctionless double-gate MOSFETs with dual-material gate stack
    Wang, Ping
    Zhuang, Yiqi
    Li, Cong
    Li, Yao
    Jiang, Zhi
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (08)
  • [10] Thermal Effect of Analog/RF Performance, Linearity and Harmonic Distortion for L-Gate TFET
    Suman Das
    Bikash Sharma
    [J]. Silicon, 2022, 14 : 10071 - 10079