A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background. calibration

被引：4
|
作者：
Lee, Zwei-Mei [1 ]
Wang, Cheng-Yeh [1 ]
Wu, Jieh-Tsorng [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源：
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2006年
关键词：
D O I：
10.1109/CICC.2006.320912
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 15-bit 125-MS/s two-channel time-interleaved pipelined ADC is fabricated in a 0.18 mu m CMOS technology, and achieves 91.9 dB SFDR, 69.9 dB SNDR for a 9.99 MHz input. The ADC uses a single sample-and-hold amplifier which employs a precharging circuit technique to mitigate the performance requirements for its opamp. Digital background calibration is applied to maintain the conversion linearity of each AID channel and also correct both gain and offset mismatches between the two channels. Excluding I/O buffers, the chip occupies an area of 4.3 x 4.3 mm(2) and dissipates 909 mW from a 1.8 V supply.
引用
收藏
页码：209 / 212
页数：4
相关论文
共 50 条
  • [1] A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background calibration
    Lee, Zwei-Mei
    Wang, Cheng-Yeh
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (10) : 2149 - 2160
  • [2] 13-bit 205 MS/s Time-Interleaved Pipelined ADC with Digital Background Calibration
    Mohsen, Mohamed
    Dessouky, Mohamed
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1727 - 1730
  • [3] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC with Digital Background Calibration
    Huang, Chun-Cheng
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 159 - +
  • [4] A Digital Background Calibration Algorithm of Time-Interleaved ADC
    Yin, Yongsheng
    Li, Jiayu
    Chen, Hongmei
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 64 - 67
  • [5] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques
    Huang, Chun-Cheng
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 848 - 858
  • [6] DIGITAL BACKGROUND CALIBRATION FOR TIMING SKEW IN TIME-INTERLEAVED ADC
    Li, Jing
    Liu, Yang
    Wu, Shuangyi
    Ning, Ning
    Yu, Qi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (08)
  • [7] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
    Zhang Rui Yin Yongsheng Gao Minglun (Institute of Very Large Scale Integration
    Journal of Electronics(China), 2012, (Z2) : 302 - 309
  • [8] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
    Zhang Rui Yin Yongsheng Gao Minglun Institute of Very Large Scale Integration Hefei University of Technology Hefei China
    Journal of Electronics(China), 2012, 29(Z2) (China) : 302 - 309
  • [9] A 12-bit 600-MS/s Time-Interleaved SAR ADC with Background Timing Skew Calibration
    Wei, Yen-Hsin
    Lin, Chin-Yu
    Lee, Tai-Cheng
    2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
  • [10] A 10-BIT 800MS/S LOW POWER TIME-INTERLEAVED SAR ADC WITH BACKGROUND CALIBRATION
    Pu, Jie
    Xu, Daiguo
    Wang, Yuxin
    Zhang, Ruitao
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1470 - 1472
12345