Error Recovery of Low Resistance State in 40nm TaOx-based ReRAM

被引:0
|
作者
Maeda, Kazuki [1 ]
Fukuyama, Shouhei [1 ]
Takeuchi, Ken [1 ]
Yasuhara, Ryutaro [2 ]
Mishima, Satoshi [2 ]
机构
[1] Chuo Univ, Dept Elect Elect & Commun Engn, Tokyo, Japan
[2] Panasonic Semicond Solut Co Ltd, 1 Kotari Yakemachi, Kyoto 6178520, Japan
关键词
ReRAM; endurance; error recovery;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Error recovery effect of low resistance state (LRS) has been observed for the first time in set/reset cycling endurance in 40nm TaOx-based ReRAM cell. LRS error cells, which have an abnormally high resistance, are recovered to normal LRS by the relaxation time for error recovery between set and reset. This phenomenon can be explained by oxygen vacancy (V-O) diffusion from TaOx layer to reconstruct the conductive filament in error cells. Based on this phenomenon, the bit error rate (BER) in ReRAM for the future high speed storage system is reduced by the dispersed data writing with the wear-leveling.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Study of Error Repeatability and Recovery in 40nm TaOx ReRAM
    Inose, Takashi
    Aritome, Seiichi
    Yasuhara, Ryutaro
    Mishima, Satoshi
    Takeuchi, Ken
    [J]. 2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 10 - 13
  • [2] Improvement of Endurance and Data-retention in 40nm TaOX-based ReRAM by Finalize Verify
    Fukuyama, Shouhei
    Matsuda, Shinpei
    Yasuhara, Ryutaro
    Takeuchi, Ken
    [J]. 2018 NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS 2018), 2018,
  • [3] Suppression of Endurance-stressed Data-retention Failures of 40nm TaOx-based ReRAM
    Fukuyama, Shouhei
    Maeda, Kazuki
    Matsuda, Shinpei
    Takeuchi, Ken
    Yasuhara, Ryutaro
    [J]. 2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [4] Comprehensive Analysis of Data-retention and Endurance Trade-off of 40nm TaOX-based ReRAM
    Fukuyama, Shouhei
    Hayakawa, Atsuna
    Yasuhara, Ryutaro
    Matsuda, Shinpei
    Kinoshita, Hiroshi
    Takeuchi, Ken
    [J]. 2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [5] 85% endurance error reduction and data-retention lifetime enhancement by changing the reset voltage in 40 nm TaOx-based ReRAM
    Kinoshita, Hiroshi
    Yonai, Tsubasa
    Takeuchi, Ken
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SG)
  • [6] Reliability Characterization of a Commercial TaOX-based ReRAM
    Yang-Scharlotta, Jean
    Fazio, Megan
    Amrbar, Mehran
    White, Mark
    Sheldon, Douglas
    [J]. 2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 131 - 134
  • [7] Resolving Endurance and Program Time Trade-off of 40nm TaOx-based ReRAM by Co-optimizing Verify Cycles, Reset Voltage and ECC Strength
    Hayakawa, Atsuna
    Maeda, Kazuki
    Fukuyama, Shouhei
    Takishita, Hirofumi
    Yasuhara, Ryutaro
    Mishima, Satoshi
    Takeuchi, Ken
    [J]. 2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2017, : 24 - 27
  • [8] Study on High-Resistance State Instability of TaOx-Based RRAM
    Wu, Lindong
    Wang, Zongwei
    Fang, Yichen
    Yu, Zhizhen
    Kang, Jian
    Chen, Qingyu
    Yang, Yuchao
    Ji, Zhigang
    Cai, Yimao
    Huang, Ru
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 491 - 493
  • [9] Two modes of bipolar resistive switching characteristics in asymmetric TaOx-based ReRAM cells
    Toshiki Miyatani
    Yusuke Nishi
    Tsunenobu Kimoto
    [J]. MRS Advances, 2019, 4 : 2601 - 2607
  • [10] Two modes of bipolar resistive switching characteristics in asymmetric TaOx-based ReRAM cells
    Miyatani, Toshiki
    Nishi, Yusuke
    Kimoto, Tsunenobu
    [J]. MRS ADVANCES, 2019, 4 (48) : 2601 - 2607